LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
HGSEMI 74HC595DMT/TR product image
  • 74HC595DMT/TR thumbnail 1
  • 74HC595DMT/TR thumbnail 2
  • 74HC595DMT/TR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

HGSEMI 74HC595DMT/TRRoHS

Manufacturer
HGSEMIAsian Brands
MPN
74HC595DMT/TR
LCSC Part #
C5310887
Packaging
TSSOP-16
Customer #
Key Attributes
8-bit Serial-in, Serial or Parallel-out Shift Register with Output Latches; 3-state
Datasheetpdf iconHGSEMI 74HC595DMT/TR
In-Stock: 100
100 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1536$ 0.77
50+$ 0.1197$ 5.99
150+$ 0.1052$ 15.78
500+$ 0.087$ 43.50
2,500+$ 0.079$ 197.50
5,000+$ 0.0741$ 370.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Shift Registers
ManufacturerHGSEMI
PackagingTSSOP-16
Operating temperature-40℃~+85℃
Voltage - Supply2V~6V
Output TypeTri-State
Series74HC Series
FeaturesAsynchronous clear function;Output enable
Propagation Delay16ns@6V,50pF
FunctionSerial-to-Serial or Parallel
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74HC595D is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input(DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR(overline) input. A LOW on MR(overline) will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input (OE(overline)) is LOW. A HIGH on OE(overline) causes the outputs to assume a high-impedance OFF-state. Operation of the OE(overline) input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Input levels: CMOS level
  • 8-bit serial input
  • 8-bit serial or parallel output
  • Storage register with 3-state outputs
  • Shift register with direct clear
  • Specified from -40℃ to +85℃
  • Packaging information: DIP-16、SOP-16、TSSOP-16、QSOP-16 and QFN-16