Images for reference only
EDA ModelsEasyEDA
MICROCHIP dsPIC33CK128MP503-E/M5
| Manufacturer | |
| MPN | dsPIC33CK128MP503-E/M5 |
| LCSC Part # | C638727 |
| Packaging | UQFN-36-EP(5x5) |
| Customer # | |
| Key Attributes | 128KB 29 UQFN-36-EP(5x5) Microcontrollers RoHS |
| Datasheet |  MICROCHIP dsPIC33CK128MP503-E/M5 |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | MICROCHIP | |
| Packaging | UQFN-36-EP(5x5) | |
| Operating Temperature | -40℃~+125℃ | |
| Voltage - Supply | 3V~3.6V | |
| FLASH Size | 128KB | |
| Number of I/O | 29 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 73 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- 32 - 256 Kbytes of Program Flash with ECC and 8 - 24K RAM
- Fast 6 - Cycle Divide
- LiveUpdate
- Code Efficient (C and Assembly) Architecture
- 40 - Bit Wide Accumulators
- Single - Cycle (MAC/MPY) with Dual Data Fetch
- Single - Cycle, Mixed - Sign MUL Plus Hardware Divide
- 32 - Bit Multiply Support
- Four Sets of Interrupt Context Saving Registers which Include Accumulator and STATUS for Fast Interrupt Handling
- Zero Overhead Looping
- RAM Memory Built - In Self - Test (MBIST)
- Internal Oscillator
- Programmable PLLs and Oscillator Clock Sources
- Reference Clock Output
- Fail - Safe Clock Monitor (FSCM)
- Fast Wake - up and Start - up
- Backup Internal Oscillator
- Low - Power Management Modes (Sleep, Idle, Doze)
- Integrated Power - on Reset and Brown - out Re
- 8 PWM Pairs
- Up to 250 ps PWM Resolution
- Dead Time for Rising and Falling Edges
- Dead - Time Compensation
- Clock Chopping for High - Frequency Operation
- Fault and Current Limit Inputs
- Flexible Trigger Configuration for ADC Triggering
- One General Purpose Timer
- Peripheral Trigger Generator (PTG): Up to 15 trigger sources to other peripheral modules, CPU independent state machine - based instruction sequencer
- Nine MCCP/SCCP modules which Include Timer, Capture/Compare and PWM: 1 MCCP, 8 SCCPs, 16 or 32 - bit time base, 16 or 32 - bit capture, 4 - deep capture buffer
- Fully Asynchronous Operation, Available in Sleep Modes
- High - Speed ADC module: 12 - bit with two dedicated SAR ADC cores and one shared SAR ADC core, Configurable resolution (up to 12 - bit) for each ADC core, Up to 3.5 Msps conversion rate per channel at 12 - bit resolution, Up to 24 input channels, Dedicated result buffer for each analog channel, Flexible and independent ADC trigger sources, Four digital comparators, Four oversampling filters for increased resolution
- Up to Three Analog Comparators: 15 ns analog comparator
- Up to Three Op Amps
- Three 12 - Bit DACs: Hardware slope compensation
- Three Protocol UARTs with Automated Protocol Handling Support for: LIN 2.2, DMX, IrDA
- Three 4 - Wire SPI/I²S modules
- CAN Flexible Data (FD) module
- Three I²C modules with SMBus Support
- PPS to Allow Function Remap
- Programmable Cyclic Redundancy Check (CRC)
- Two SENT modules
- Parallel Master Port (PMP)
- Four DMA Channels
- In - Circuit and In - Application Programming and Debugging
- Three Complex, Five Simple Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace Buffer and Run - Time Watch
- Clock Monitor System with Backup Oscillator
- DMT (Deadman Timer)
- ECC (Error Correcting Code)
- WDT (Watchdog Timer)
- CodeGuard Security
- CRC (Cyclic Redundancy Check)
- Flash OTP by ICSP Write Inhibit
- RAM Memory Built - In Self - Test (MBIST)
- Two - Speed Start - up
- Fail - Safe Clock Monitoring (FSCM)
- Backup FRC (BFRC)
- Capless Internal Voltage Regulator
- Virtual Pins for Redundancy and Monitoring
- Class B Safety Library – IEC 60730
- For ASIL B and Beyond Applications – ISO 26262
- FMEDA Computation Spreadsheet (Evaluation of Random Hardware Failures Metric)
- Functional Safety Manual
- Functional Safety Diagnostics Suite
- AEC - Q100 REV - H (Grade 1: - 40℃ to + 125℃) Compliant
- AEC - Q100 REV - H (Grade 0: - 40℃ to + 150℃) Compliant
Out of Stock
Notify Me
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 6.5786 | $ 6.58 |
| 10+ | $ 5.6439 | $ 56.44 |
| 30+ | $ 5.0732 | $ 152.20 |
| 100+ | $ 4.595 | $ 459.50 |
Standard Packaging73/Full Tube | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | MICROCHIP | |
| Packaging | UQFN-36-EP(5x5) | |
| Operating Temperature | -40℃~+125℃ | |
| Voltage - Supply | 3V~3.6V | |
| FLASH Size | 128KB | |
| Number of I/O | 29 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 73 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- 32 - 256 Kbytes of Program Flash with ECC and 8 - 24K RAM
- Fast 6 - Cycle Divide
- LiveUpdate
- Code Efficient (C and Assembly) Architecture
- 40 - Bit Wide Accumulators
- Single - Cycle (MAC/MPY) with Dual Data Fetch
- Single - Cycle, Mixed - Sign MUL Plus Hardware Divide
- 32 - Bit Multiply Support
- Four Sets of Interrupt Context Saving Registers which Include Accumulator and STATUS for Fast Interrupt Handling
- Zero Overhead Looping
- RAM Memory Built - In Self - Test (MBIST)
- Internal Oscillator
- Programmable PLLs and Oscillator Clock Sources
- Reference Clock Output
- Fail - Safe Clock Monitor (FSCM)
- Fast Wake - up and Start - up
- Backup Internal Oscillator
- Low - Power Management Modes (Sleep, Idle, Doze)
- Integrated Power - on Reset and Brown - out Re
- 8 PWM Pairs
- Up to 250 ps PWM Resolution
- Dead Time for Rising and Falling Edges
- Dead - Time Compensation
- Clock Chopping for High - Frequency Operation
- Fault and Current Limit Inputs
- Flexible Trigger Configuration for ADC Triggering
- One General Purpose Timer
- Peripheral Trigger Generator (PTG): Up to 15 trigger sources to other peripheral modules, CPU independent state machine - based instruction sequencer
- Nine MCCP/SCCP modules which Include Timer, Capture/Compare and PWM: 1 MCCP, 8 SCCPs, 16 or 32 - bit time base, 16 or 32 - bit capture, 4 - deep capture buffer
- Fully Asynchronous Operation, Available in Sleep Modes
- High - Speed ADC module: 12 - bit with two dedicated SAR ADC cores and one shared SAR ADC core, Configurable resolution (up to 12 - bit) for each ADC core, Up to 3.5 Msps conversion rate per channel at 12 - bit resolution, Up to 24 input channels, Dedicated result buffer for each analog channel, Flexible and independent ADC trigger sources, Four digital comparators, Four oversampling filters for increased resolution
- Up to Three Analog Comparators: 15 ns analog comparator
- Up to Three Op Amps
- Three 12 - Bit DACs: Hardware slope compensation
- Three Protocol UARTs with Automated Protocol Handling Support for: LIN 2.2, DMX, IrDA
- Three 4 - Wire SPI/I²S modules
- CAN Flexible Data (FD) module
- Three I²C modules with SMBus Support
- PPS to Allow Function Remap
- Programmable Cyclic Redundancy Check (CRC)
- Two SENT modules
- Parallel Master Port (PMP)
- Four DMA Channels
- In - Circuit and In - Application Programming and Debugging
- Three Complex, Five Simple Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- Trace Buffer and Run - Time Watch
- Clock Monitor System with Backup Oscillator
- DMT (Deadman Timer)
- ECC (Error Correcting Code)
- WDT (Watchdog Timer)
- CodeGuard Security
- CRC (Cyclic Redundancy Check)
- Flash OTP by ICSP Write Inhibit
- RAM Memory Built - In Self - Test (MBIST)
- Two - Speed Start - up
- Fail - Safe Clock Monitoring (FSCM)
- Backup FRC (BFRC)
- Capless Internal Voltage Regulator
- Virtual Pins for Redundancy and Monitoring
- Class B Safety Library – IEC 60730
- For ASIL B and Beyond Applications – ISO 26262
- FMEDA Computation Spreadsheet (Evaluation of Random Hardware Failures Metric)
- Functional Safety Manual
- Functional Safety Diagnostics Suite
- AEC - Q100 REV - H (Grade 1: - 40℃ to + 125℃) Compliant
- AEC - Q100 REV - H (Grade 0: - 40℃ to + 150℃) Compliant
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |