SAMSUNG K4A4G165WE-BCRC
| Manufacturer | |
| MPN | K4A4G165WE-BCRC |
| LCSC Part # | C2803250 |
| Packaging | FBGA-96 |
| Customer # | |
| Key Attributes | DDR4 SDRAM |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | SAMSUNG | |
| Packaging | FBGA-96 | |
| Refresh Current | 13mA | |
| Memory Size | 4Gbit | |
| Voltage - Supply | 1.14V~1.26V | |
| Operating temperature | 0℃~+95℃ | |
| Clock Frequency | 1.2GHz | |
| Features | Auto precharge function;Asynchronous reset function;CRC function;ZQ calibration function;Dynamic on-chip termination;Data mask function | |
| Memory Format | DDR4 SDRAM | |
| Current - Supply | 35mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 112 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- JEDEC standard 1.2V (1.14V~1.26V)
- VDDQ = 1.2V (1.14V~1.26V)
- VPP = 2.5V (2.375V~2.75V)
- 800 MHz fCK for 1600Mb/sec/pin, 933 MHz fCK for 1866Mb/sec/pin, 1067MHz fCK for 2133Mb/sec/pin, 1200MHz fCK for 2400Mb/sec/pin
- 8 Banks (2 Bank Groups)
- Programmable CAS Latency(posted CAS): 10, 11, 12, 13, 14, 15, 16, 17, 18
- Programmable CAS Write Latency (CWL) = 9, 11 (DDR4-1600), 10, 12 (DDR4-1866), 11, 14 (DDR4-2133) and 12, 16 (DDR4-2400)
- 8-bit pre-fetch
- Burst Length: 8, 4 with ICCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data-Strobe
- Internal(self) calibration: Internal self calibration through ZQ pin (RZQ: 240 ohm ±1%)
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than TCASE 85°C, 3.9us at 85°C < TCASE ≤ 95°C
- Asynchronous Reset
- Package: 96 balls FBGA - x16
- All of Lead-Free products are compliant for RoHS
- All of products are Halogen-free
- CRC(Cyclic Redundancy Check) for Read/Write data security
- Command address parity check
- DBI(Data Bus Inversion)
- Gear down mode POD (Pseudo Open Drain) interface for data input/output
- Internal VREF for data inputs
- External VPP for DRAM Activating Power
- PPR is supported
In-Stock: 22
22 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 14.7885 | $ 14.79 |
| 10+ | $ 13.9704 | $ 139.70 |
| 30+ | $ 12.5523 | $ 376.57 |
| 112+ | $ 10.3533 | $ 1159.57 |
Standard Packaging112/Full Tray | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | SAMSUNG | |
| Packaging | FBGA-96 | |
| Refresh Current | 13mA | |
| Memory Size | 4Gbit | |
| Voltage - Supply | 1.14V~1.26V | |
| Operating temperature | 0℃~+95℃ | |
| Clock Frequency | 1.2GHz | |
| Features | Auto precharge function;Asynchronous reset function;CRC function;ZQ calibration function;Dynamic on-chip termination;Data mask function | |
| Memory Format | DDR4 SDRAM | |
| Current - Supply | 35mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 112 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- JEDEC standard 1.2V (1.14V~1.26V)
- VDDQ = 1.2V (1.14V~1.26V)
- VPP = 2.5V (2.375V~2.75V)
- 800 MHz fCK for 1600Mb/sec/pin, 933 MHz fCK for 1866Mb/sec/pin, 1067MHz fCK for 2133Mb/sec/pin, 1200MHz fCK for 2400Mb/sec/pin
- 8 Banks (2 Bank Groups)
- Programmable CAS Latency(posted CAS): 10, 11, 12, 13, 14, 15, 16, 17, 18
- Programmable CAS Write Latency (CWL) = 9, 11 (DDR4-1600), 10, 12 (DDR4-1866), 11, 14 (DDR4-2133) and 12, 16 (DDR4-2400)
- 8-bit pre-fetch
- Burst Length: 8, 4 with ICCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data-Strobe
- Internal(self) calibration: Internal self calibration through ZQ pin (RZQ: 240 ohm ±1%)
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower than TCASE 85°C, 3.9us at 85°C < TCASE ≤ 95°C
- Asynchronous Reset
- Package: 96 balls FBGA - x16
- All of Lead-Free products are compliant for RoHS
- All of products are Halogen-free
- CRC(Cyclic Redundancy Check) for Read/Write data security
- Command address parity check
- DBI(Data Bus Inversion)
- Gear down mode POD (Pseudo Open Drain) interface for data input/output
- Internal VREF for data inputs
- External VPP for DRAM Activating Power
- PPR is supported
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| Type | Details |
|---|---|
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |



