LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74LVC3G14DCUR product image
  • SN74LVC3G14DCUR thumbnail 1
  • SN74LVC3G14DCUR thumbnail 2
  • SN74LVC3G14DCUR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVC3G14DCURRoHS

Manufacturer
TI
MPN
SN74LVC3G14DCUR
LCSC Part #
C98856
Packaging
VSSOP-8-0.5mm
Customer #
Key Attributes
Triple Schmitt-Trigger Inverter
Datasheetpdf iconTI SN74LVC3G14DCUR
In-Stock: 7,530
7,530 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3205$ 1.60
50+$ 0.2567$ 12.84
150+$ 0.2294$ 34.41
500+$ 0.1952$ 97.60
3,000+$ 0.1801$ 540.30
6,000+$ 0.1709$ 1025.40
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingVSSOP-8-0.5mm
Logic Family74LVC
Input TypeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Logic Level - Low400mV~750mV
Propagation Delay4.3ns@5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Operating Temperature-40℃~+125℃
Input Logic Level - Low300mV~1.4V
Input Logic Level - High1.4V~3.7V
Number of Circuits3
Output Logic Level - High2.4V
Quiescent Current(Iq)10uA
Number of Channels-
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

This triple Schmitt-trigger inverter is designed for 1.65-V to 5.5-V CC operation. The SN74LVC3G14 contains three inverters and performs the Boolean function Y = A(overline). The device functions as three independent inverters but, because of Schmitt action, it may have different input threshold levels for positive-going (VT+) and negative-going (VT-) signals. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

AI Translation
  • Available in the NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 5.4 ns at 3.3 V
  • Low Power Consumption, 10 μA Max ICC
  • ±24 mA Output Drive at 3.3 V
  • Typical VoLP (Output Ground Bounce) < 0.8 V at VCC = 3.3V, TA = 25℃
  • Typical V0HV (Output VoH Undershoot) > 2V at VCC = 3.3V, TA = 25℃
  • Ioff Feature Supports Live Insertion, Partial Power-Down Mode and Back Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)