ST STM8AF6266TCY
| Manufacturer | |
| MPN | STM8AF6266TCY |
| LCSC Part # | C962261 |
| Packaging | LQFP-32(7x7) |
| Customer # | |
| Key Attributes | Automotive 8-bit MCU, with Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Operating Temperature | -40℃~+125℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 3V~5.5V | |
| EEPROM | 1KB | |
| Program Storage Size | 32KB | |
| CPU Core | STM8A | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 16MHz | |
| Oscillator Type | Built-in | |
| Number of I/O | 25 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 250 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
Automotive 8-bit MCU, with up to 32 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V
Features
AI Translation
- AEC-Q10x qualified
- Max fCPU: 16 MHz
- Advanced STM8A core with Harvard architecture and 3-stage pipeline
- Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz fCPU for industry standard benchmark
- Flash Program memory: 16 to 32 Kbyte Flash; data retention 20 years at 55 ℃ after 1 kcycle
- Data memory: 0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycle
- RAM: 2 Kbyte
- Clock management: Low-power crystal resonator oscillator with external clock input, Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators, Clock security system with clock monitor
- Reset and supply management: Wait/auto-wakeup/Halt low-power modes with user definable clock gating, Low consumption power-on and powerdown reset
- Interrupt management: Nested interrupt controller with 32 vectors, Up to 34 external interrupts on 5 vectors
- Timers: Up to 2 general purpose 16-bit PWM timers with up to 3 CAPCOM channels each (IC, OC or PWM), Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization, 8-bit AR basic timer with 8-bit prescaler, Auto-wakeup timer, Window and independent watchdog timers
- Communication interfaces: LINUART LIN 2.2 compliant, master/slave modes with automatic resynchronization, SPI interface up to 8 Mbit/s or fMASTER/2, I2C interface up to 400 Kbit/s
- 10-bit accuracy, 2LSB TUE accuracy, 2LSB TUE linearity ADC and up to 10 multiplexed channels with individual data buffer, Analog watchdog, scan and continuous sampling mode
- I/Os: Up to 38 user pins including 10 HS I/Os, Highly robust I/O design, immune against current injection
Out of Stock
Notify Me
Add to BOM List
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 3.0489 | $ 3.05 |
| 10+ | $ 2.9794 | $ 29.79 |
| 30+ | $ 2.9325 | $ 87.98 |
| 100+ | $ 2.7421 | $ 274.21 |
Standard Packaging250/Full Tray | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | ST | |
| Packaging | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Operating Temperature | -40℃~+125℃ | |
| Program Memory Type | FLASH | |
| Voltage - Supply | 3V~5.5V | |
| EEPROM | 1KB | |
| Program Storage Size | 32KB | |
| CPU Core | STM8A | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 16MHz | |
| Oscillator Type | Built-in | |
| Number of I/O | 25 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 250 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
Automotive 8-bit MCU, with up to 32 Kbyte Flash, data EEPROM, 10-bit ADC, timers, LIN, SPI, I2C, 3 to 5.5 V
Features
AI Translation
- AEC-Q10x qualified
- Max fCPU: 16 MHz
- Advanced STM8A core with Harvard architecture and 3-stage pipeline
- Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz fCPU for industry standard benchmark
- Flash Program memory: 16 to 32 Kbyte Flash; data retention 20 years at 55 ℃ after 1 kcycle
- Data memory: 0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycle
- RAM: 2 Kbyte
- Clock management: Low-power crystal resonator oscillator with external clock input, Internal, user-trimmable 16 MHz RC and low-power 128 kHz RC oscillators, Clock security system with clock monitor
- Reset and supply management: Wait/auto-wakeup/Halt low-power modes with user definable clock gating, Low consumption power-on and powerdown reset
- Interrupt management: Nested interrupt controller with 32 vectors, Up to 34 external interrupts on 5 vectors
- Timers: Up to 2 general purpose 16-bit PWM timers with up to 3 CAPCOM channels each (IC, OC or PWM), Advanced control timer: 16-bit, 4 CAPCOM channels, 3 complementary outputs, deadtime insertion and flexible synchronization, 8-bit AR basic timer with 8-bit prescaler, Auto-wakeup timer, Window and independent watchdog timers
- Communication interfaces: LINUART LIN 2.2 compliant, master/slave modes with automatic resynchronization, SPI interface up to 8 Mbit/s or fMASTER/2, I2C interface up to 400 Kbit/s
- 10-bit accuracy, 2LSB TUE accuracy, 2LSB TUE linearity ADC and up to 10 multiplexed channels with individual data buffer, Analog watchdog, scan and continuous sampling mode
- I/Os: Up to 38 user pins including 10 HS I/Os, Highly robust I/O design, immune against current injection
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |



