LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
89% OFF
onsemi MC74VHCT126ADR2G product image
  • MC74VHCT126ADR2G thumbnail 1
  • MC74VHCT126ADR2G thumbnail 2
  • MC74VHCT126ADR2G thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74VHCT126ADR2GRoHS

Manufacturer
MPN
MC74VHCT126ADR2G
LCSC Part #
C904200
Packaging
SOIC-14
Customer #
Key Attributes
Quad Bus Buffer with 3-State Control Inputs
Datasheetpdf icononsemi MC74VHCT126ADR2G
In-Stock: 306
306 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.0666$ 0.1174$ 0.12
10+$ 0.869$ 0.0956$ 0.96
30+$ 0.7694$ 0.0847$ 2.54
100+$ 0.6699$ 0.0737$ 7.37
500+$ 0.612$ 0.0674$ 33.70
1,000+$ 0.5815$ 0.0640$ 64.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
Manufactureronsemi
PackagingSOIC-14
Input type-
Voltage - Supply4.5V~5.5V
Output TypeTri-State
Current - Output High(IOH)8mA
Series74VHCT
Operating Temperature-40℃~+85℃
Current - Output Low(IOL)8mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesOutput enable;Level shifting;Power-off isolation
Number of Elements4
Quiescent Current4uA
Propagation Delay3.8ns@5V,50pF

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The MC74VHCT126A is a high speed CMOS quad bus buffer fabricated with silicon gate CMOS technology. It achieves noninverting high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The MC74VHCT126A requires the 3−state control input (OE) to be set Low to place the output into high impedance. The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3 V to 5.0 Vᵢ because it has full 5.0 V CMOS level output swings. The VHCT126A input structures provide protection when voltages between 0 V and 5.5 V are applied, regardless of the supply voltage. The output structures also provide protection when VCC = 0 V. These input and output structures help prevent device destruction caused by supply voltage − input/output voltage mismatch, battery backup, hot insertion, etc. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

AI Translation
  • High Speed: tpD = 3.8 ns (Typ) at VCC = 5.0 V
  • Low Power Dissipation: ICC = 4.0 μA (Max) at TA = 25 °C
  • TTL−Compatible Inputs: VIL = 0.8 V ; VIH = 2.0 V
  • Power Down Protection Provided on Inputs
  • Balanced Propagation Delays
  • Designed for 2.0 V to 5.5 V Operating Range
  • Low Noise: ΔVOLP = 0.8 V (Max)
  • Pin and Function Compatible with Other Standard Logic Families
  • Latchup Performance Exceeds 300 mA
  • ESD Performance: HBM > 2000 V; Machine Model > 200 V
  • Chip Complexity: 72 FETs or 18 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant