onsemi MC100EP196FAG
| Manufacturer | |
| MPN | MC100EP196FAG |
| LCSC Part # | C897957 |
| Packaging | LQFP-32(7x7) |
| Customer # | |
| Key Attributes | ECl Programmable Delay Chip with FTUNE |
| Datasheet |  onsemi MC100EP196FAG |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Passives/Inductors, Coils, Chokes/Delay Lines | |
| Manufacturer | onsemi | |
| Packaging | LQFP-32(7x7) | |
| Voltage - Supply | 3V~3.6V | |
| Operating Temperature | -40℃~+85℃ | |
| Available Total Delays | 2.36ns~12.258ns |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 250 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to vEE to fine tune the output delay from 0 to 60 ps.
Features
- Maximum Frequency >1.2 GHz Typical
- Programmable Range: 0 ns to 10 ns
- Delay Range: 2.4 ns to 12.4 ns
- 10 ps Increments
- PECL Mode Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -3.6 V
- Open Input Default State
- Safety Clamp on Inputs
- A Logic High on the EN Pin Will Force Q to Logic Low
- D[10:0] Can Accept Either ECL, LVCMOS, or LVTTL Inputs
- VBB Output Reference Voltage
- These are Pb-Free Devices
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 19.4428 | $ 19.44 |
| 10+ | $ 18.4624 | $ 184.62 |
| 30+ | $ 16.7639 | $ 502.92 |
| 100+ | $ 15.283 | $ 1528.30 |
Standard Packaging250/Full Tray | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Passives/Inductors, Coils, Chokes/Delay Lines | |
| Manufacturer | onsemi | |
| Packaging | LQFP-32(7x7) | |
| Voltage - Supply | 3V~3.6V | |
| Operating Temperature | -40℃~+85℃ | |
| Available Total Delays | 2.36ns~12.258ns |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 250 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The MC100EP196 is a programmable delay chip (PDC) designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar architecture to the EP195 with the added feature of further tuneability in delay using the FTUNE pin. The FTUNE input takes an analog voltage from VCC to vEE to fine tune the output delay from 0 to 60 ps.
Features
- Maximum Frequency >1.2 GHz Typical
- Programmable Range: 0 ns to 10 ns
- Delay Range: 2.4 ns to 12.4 ns
- 10 ps Increments
- PECL Mode Operating Range: VCC = 3.0 V to 3.6 V with VEE = 0 V
- NECL Mode Operating Range: VCC = 0 V with VEE = -3.0 V to -3.6 V
- Open Input Default State
- Safety Clamp on Inputs
- A Logic High on the EN Pin Will Force Q to Logic Low
- D[10:0] Can Accept Either ECL, LVCMOS, or LVTTL Inputs
- VBB Output Reference Voltage
- These are Pb-Free Devices
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |