LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74HCT4053D,118 product image
  • 74HCT4053D,118 thumbnail 1
  • 74HCT4053D,118 thumbnail 2
  • 74HCT4053D,118 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74HCT4053D,118RoHS

Manufacturer
Nexperia
MPN
74HCT4053D,118
LCSC Part #
C87282
Packaging
SO-16
Customer #
Key Attributes
Triple 2-channel analog multiplexer/demultiplexer
Datasheetpdf iconNexperia 74HCT4053D,118
In-Stock: 134
134 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.6126$ 0.61
10+$ 0.4956$ 4.96
30+$ 0.4355$ 13.07
100+$ 0.3787$ 37.87
500+$ 0.3429$ 171.45
1,000+$ 0.325$ 325.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerNexperia
PackagingSO-16
FeaturesBidirectional analog channel;Level shifting;Glitch-free switching
Operating Temperature-40℃~+125℃
Ron60Ω
Number of Channels3
Voltage - Supply4.5V~5.5V
Con-
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74HC4053; 74HCT4053 is a triple single-pole double-throw analog switch (3x SPDT) suitable for use in analog or digital 2:1 multiplexer/demultiplexer applications. Each switch features a digital select input (Sn), two independent inputs/outputs (nY0 and nY1) and a common input/output (nZ). A digital enable input (E) is common to all switches. When E is HIGH, the switches are turned off. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Wide analog input voltage range from -5 V to +5 V
  • CMOS low power dissipation
  • High noise immunity
  • Latch-up performance exceeds 100 mA per JESD78 Class II Level B
  • Complies with JEDEC standard:
    • JESD8C (2.7 V to 3.6 V)
    • JESD7A (2.0 V to 6.0 V)
  • Low ON resistance:
    • 80 Ω (typical) at VCC - VEE = 4.5 V
    • 70 Ω (typical) at VCC - VEE = 6.0 V
    • 60 Ω (typical) at VCC - VEE = 9.0 V
  • Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
  • Typical ‘break before make’ built-in
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Analog multiplexing and demultiplexing
  • Digital multiplexing and demultiplexing
  • Signal gating