LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
5% OFF
TI CD4077BM96 product image
  • CD4077BM96 thumbnail 1
  • CD4077BM96 thumbnail 2
  • CD4077BM96 thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

TI CD4077BM96RoHS

Manufacturer
MPN
CD4077BM96
LCSC Part #
C86563
Packaging
SOIC-14
Customer #
Key Attributes
CMOS Quad Exclusive-OR and Exclusive-NOR Gate
Datasheetpdf iconTI CD4077BM96
In-Stock: 1,828
1,828 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.7071$ 0.6718$ 0.67
10+$ 0.5706$ 0.5421$ 5.42
30+$ 0.504$ 0.4788$ 14.36
100+$ 0.4373$ 0.4155$ 41.55
500+$ 0.3967$ 0.3769$ 188.45
1,000+$ 0.3755$ 0.3568$ 356.80
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSOIC-14
Logic Family4000B Series
Voltage - Supply3V~18V
Output Logic Level - Low50mV
Propagation Delay100ns@15V,50pF
Features-
Input Logic Level - High3.5V~11V
Input Logic Level - Low1.5V~4V
Operating Temperature-55℃~+125℃
Output Logic Level - High4.95V;9.95V;14.95V
Quiescent Current(Iq)1uA
Current - Output High(IOH)3.4mA
Number of Channels4;2
Current - Output Low(IOL)3.4mA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

CD4070B contains four independent ExclusiveOR gates. CD4077B contains four independent Exclusive- NOR gates. CD4070B and CD4077B provide the system designer with a means for direct implementation of the Exclusive- OR and Exclusive- NOR functions, respectively.

Features

AI Translation
  • High-Voltage Types (20V Rating) - CD4070B
  • Quad Exclusive-OR Gate - CD4070B
  • Quad Exclusive-NOR Gate - Medium Speed Operation
  • tPHL, tPLH = 65ns (Typ) at VDD = 10V, CL = 50pF
  • 100% Tested for Quiescent Current at 20V
  • Standardized Symmetrical Output Characteristics
  • 5V, 10V and 15V Parametric Ratings
  • Maximum Input Current of 1μA at 18V Over Full Package Temperature Range
  • 100nA at 18V and 25℃
  • Noise Margin (Over Full Package Temperature Range)
  • 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
  • Meets All Requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications

AI Translation
  • Logical Comparators
  • Adders/Subtractors
  • Parity Generators and Checkers