NXP MC9S08AW60CFUE
| Manufacturer | |
| MPN | MC9S08AW60CFUE |
| LCSC Part # | C8640 |
| Packaging | QFP-64(14x14) |
| Customer # | |
| Key Attributes | New QFN Package Migration |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | NXP | |
| Packaging | QFP-64(14x14) | |
| ADC (Bit) | 10bit | |
| Operating Temperature | -40℃~+85℃ | |
| Voltage - Supply | 2.7V~5.5V | |
| Program Memory Type | FLASH | |
| Program Storage Size | 60KB | |
| CPU Core | - | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 40MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 54 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 84 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- 40-MHz HCS08 CPU (central processor unit)
- 20-MHz internal bus frequency
- HC08 instruction set with added BGND instruction
- Single-wire background debug mode interface
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip real-time in-circuit emulation (ICE) with two comparators (plus one in BDM), nine trigger modes, and on-chip bus capture buffer. Typically shows approximately 50 instructions before or after the trigger point.
- Support for up to 32 interrupt/reset sources
- Up to 60 KB of on-chip in-circuit programmable FLASH memory with block protection and security options
- Up to 2 KB of on-chip RAM
- Clock source options include crystal, resonator, external clock, or internally generated clock with precision NVM trimming
- Optional computer operating properly (COP) reset
- Low-voltage detection with reset or interrupt
- Illegal opcode detection with reset
- Illegal address detection with reset (some devices don’t have illegal addresses)
- Wait plus two stops
- ADC — Up to 16-channel, 10-bit analog-to-digital converter with automatic compare function
- SCI — Two serial communications interface modules with optional 13-bit break
- SPI — Serial peripheral interface module
- IIC — Inter-integrated circuit bus module to operate at up to 100 kbps with maximum bus loading; capable of higher baud rates with reduced loading
- Timers — One 2-channel and one 6-channel 16-bit timer/pulse-width modulator (TPM) module: Selectable input capture, output compare, and edge-aligned PWM capability on each channel. Each timer module may be configured for buffered, centered PWM (CPWM) on all channels
- KBI — Up to 8-pin keyboard interrupt module
- Up to 54 general-purpose input/output (I/O) pins
- Software-selectable pullups on ports when used as inputs
- Software-selectable slew rate control on ports when used as outputs
- Software-selectable drive strength on ports when used as outputs
- Master reset pin and power-on reset (POR)
- Internal pullup on RESET, IRQ, and BKGD/MS pins to reduce customer system cost
In-Stock: 703
703 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 9.871 | $ 9.87 |
| 10+ | $ 8.8473 | $ 88.47 |
| 30+ | $ 8.2223 | $ 246.67 |
| 100+ | $ 7.6983 | $ 769.83 |
Standard Packaging84/Full Tray | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Manufacturer | NXP | |
| Packaging | QFP-64(14x14) | |
| ADC (Bit) | 10bit | |
| Operating Temperature | -40℃~+85℃ | |
| Voltage - Supply | 2.7V~5.5V | |
| Program Memory Type | FLASH | |
| Program Storage Size | 60KB | |
| CPU Core | - | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 40MHz | |
| Oscillator Type | Built-in+External | |
| Number of I/O | 54 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 84 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- 40-MHz HCS08 CPU (central processor unit)
- 20-MHz internal bus frequency
- HC08 instruction set with added BGND instruction
- Single-wire background debug mode interface
- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip real-time in-circuit emulation (ICE) with two comparators (plus one in BDM), nine trigger modes, and on-chip bus capture buffer. Typically shows approximately 50 instructions before or after the trigger point.
- Support for up to 32 interrupt/reset sources
- Up to 60 KB of on-chip in-circuit programmable FLASH memory with block protection and security options
- Up to 2 KB of on-chip RAM
- Clock source options include crystal, resonator, external clock, or internally generated clock with precision NVM trimming
- Optional computer operating properly (COP) reset
- Low-voltage detection with reset or interrupt
- Illegal opcode detection with reset
- Illegal address detection with reset (some devices don’t have illegal addresses)
- Wait plus two stops
- ADC — Up to 16-channel, 10-bit analog-to-digital converter with automatic compare function
- SCI — Two serial communications interface modules with optional 13-bit break
- SPI — Serial peripheral interface module
- IIC — Inter-integrated circuit bus module to operate at up to 100 kbps with maximum bus loading; capable of higher baud rates with reduced loading
- Timers — One 2-channel and one 6-channel 16-bit timer/pulse-width modulator (TPM) module: Selectable input capture, output compare, and edge-aligned PWM capability on each channel. Each timer module may be configured for buffered, centered PWM (CPWM) on all channels
- KBI — Up to 8-pin keyboard interrupt module
- Up to 54 general-purpose input/output (I/O) pins
- Software-selectable pullups on ports when used as inputs
- Software-selectable slew rate control on ports when used as outputs
- Software-selectable drive strength on ports when used as outputs
- Master reset pin and power-on reset (POR)
- Internal pullup on RESET, IRQ, and BKGD/MS pins to reduce customer system cost
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 3A991A2 |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |
