LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
MSKSEMI 74HC4053-MS product image
  • 74HC4053-MS thumbnail 1
  • 74HC4053-MS thumbnail 2
  • 74HC4053-MS thumbnail 3
  • Pinout
  • Footprint
Images for reference only

MSKSEMI 74HC4053-MSRoHS

Manufacturer
MSKSEMIAsian Brands
MPN
74HC4053-MS
LCSC Part #
C7473150
Packaging
SOP-16
Customer #
Key Attributes
Three dual-channel analog multiplexer
Datasheetpdf iconMSKSEMI 74HC4053-MS
In-Stock: 245
245 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1855$ 0.93
50+$ 0.1462$ 7.31
150+$ 0.1293$ 19.40
500+$ 0.1083$ 54.15
2,500+$ 0.095$ 237.50
5,000+$ 0.0894$ 447.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerMSKSEMI
PackagingSOP-16
FeaturesLevel shifting;Glitch-free switching
Operating Temperature-40℃~+85℃
Voltage - Supply3V~15V
Number of Channels3
Ron90Ω
Con0.2pF

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74HC4053-MS is a 3-channel, 2-to-1 analog multiplexer designed with advanced CMOS technology, configured as a single-pole double-throw (SPDT) analog switch. It features three independent channel control inputs A, B, C and one enable input INH. Each channel control input (A, B, or C) independently selects one of the two channels in its respective switch to turn on while turning the other off.

Features

AI Translation
  • Low input current: IIN ≤1uA, 4V IN=VDD-VSS=15V, Ta=25°C
  • Low quiescent power consumption: IDD = 0.2uA (typ) 4VDD-VSS=15V, Ta=25°C
  • Low on-resistance: 90Ω (typ) @VDD-VSS=VDD-VEE=15V, Ta=25°C
  • Channel leakage current: ±100pA (typ) 4VDD-VEE=15V
  • Wide supply voltage VDD-VSS range: 3V~15V
  • Break-before-make switching eliminates channel overlap turn-on
  • SPDT analog switch configuration

Applications

AI Translation
  • Analog and digital multiplexing and demultiplexing
  • Logic level translation for digital address signals
  • Multiplexing and demultiplexing