TI TLC555CDR
| Manufacturer | |
| MPN | TLC555CDR |
| LCSC Part # | C6986 |
| Packaging | SOIC-8 |
| Customer # | |
| Key Attributes | Single-chip timing circuit |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Clock/Timing/Programmable Timers and Oscillators | |
| Manufacturer | TI | |
| Packaging | SOIC-8 | |
| Supply Current | 170uA | |
| Operating Temperature | 0℃~+70℃ | |
| Features | Reset function | |
| Output Current | - | |
| Timer Number | 1 | |
| Voltage - Supply | 2V~15V |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 2500 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The TLC555 is a monolithic timing circuit fabricated using TI LinCMOS™ technology. This timer is fully compatible with CMOS, TTL, and MOS logic devices and operates at frequencies up to 2MHz. Due to its high input impedance, this device supports smaller timing capacitors than those used with the NE555 or LM555. As a result, more accurate time delays and oscillations can be achieved. Low power consumption is maintained across the entire supply voltage range.
Like the NE555, the TLC555 has a trigger level of approximately one-third of the supply voltage and a threshold level of approximately two-thirds of the supply voltage. These levels can be modified using the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the threshold level, the flip-flop is reset and the output goes low. The reset input (RESET) takes priority over all other inputs and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output goes low. Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and ground (GND). All unused inputs must be tied to an appropriate logic level to prevent false triggering.
Features
- Ultra-low power consumption: 1mW (typical) at VDD = 5V
- Operates in astable mode
- CMOS output with rail-to-rail swing
- High output current capability
- Sink current: 100mA (typical)
- Source current: 10mA (typical)
- Output fully compatible with CMOS, TTL, and MOS
- Low supply current with reduced spikes during output transitions
- 2V to 15V single-supply operation
- Functionally interchangeable with NE555; identical pinout
- ESD protection exceeds 2000V per MIL-STD-883C Method 3015.2
- Available in Q-grade temperature for automotive
- High-reliability automotive applications
- Configuration control and documentation support
- Qualified to automotive standards
Applications
- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- PWM
- Pulse position modulation
- Linear ramp generation
| Qty | Unit Price | Total Amount |
|---|---|---|
| 5+ | $ 0.2206 | $ 1.10 |
| 50+ | $ 0.1734 | $ 8.67 |
| 150+ | $ 0.1531 | $ 22.97 |
| 500+ | $ 0.1279 | $ 63.95 |
| 2,500+ | $ 0.1083 | $ 270.75 |
| 5,000+ | $ 0.1016 | $ 508.00 |
Standard Packaging2500/Full Reel | ||
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |


