- Pinout
- Footprint
TI SN74AHC125DR
| Manufacturer | |
| MPN | SN74AHC125DR |
| LCSC Part # | C6940 |
| Packaging | SOIC-14 |
| Customer # | |
| Key Attributes | QUADRUPLE 2-INPUT POSITIVE-NAND GATES |
| Datasheet |  TI SN74AHC125DR |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers | |
| Manufacturer | TI | |
| Packaging | SOIC-14 | |
| Input type | - | |
| Current - Output High(IOH) | 8mA | |
| Series | 74AHC | |
| Voltage - Supply | 2V~5.5V | |
| Operating Temperature | -40℃~+125℃ | |
| Output Type | Tri-State | |
| Current - Output Low(IOL) | 8mA | |
| Number of Bits per Element | 1 | |
| Channel Type | Unidirectional | |
| Features | Output enable | |
| Number of Elements | 4 | |
| Propagation Delay | 5.3ns@5V,50pF | |
| Quiescent Current | 40uA |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 2500 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 'AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Features
- Latch-Up Performance Exceeds 250 mA Per JESD 17
| Qty | Unit Price | Total Amount |
|---|---|---|
| 5+ | $ 0.3455 | $ 1.73 |
| 50+ | $ 0.2736 | $ 13.68 |
| 150+ | $ 0.2428 | $ 36.42 |
| 500+ | $ 0.2044 | $ 102.20 |
| 2,500+ | $ 0.1872 | $ 468.00 |
| 5,000+ | $ 0.177 | $ 885.00 |
Standard Packaging2500/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers | |
| Manufacturer | TI | |
| Packaging | SOIC-14 | |
| Input type | - | |
| Current - Output High(IOH) | 8mA | |
| Series | 74AHC | |
| Voltage - Supply | 2V~5.5V | |
| Operating Temperature | -40℃~+125℃ | |
| Output Type | Tri-State | |
| Current - Output Low(IOL) | 8mA | |
| Number of Bits per Element | 1 | |
| Channel Type | Unidirectional | |
| Features | Output enable | |
| Number of Elements | 4 | |
| Propagation Delay | 5.3ns@5V,50pF | |
| Quiescent Current | 40uA |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 2500 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 'AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Features
- Latch-Up Performance Exceeds 250 mA Per JESD 17
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |