LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI DS90LV032ATMX/NOPB product image
  • DS90LV032ATMX/NOPB thumbnail 1
  • DS90LV032ATMX/NOPB thumbnail 2
  • DS90LV032ATMX/NOPB thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI DS90LV032ATMX/NOPBRoHS

Manufacturer
MPN
DS90LV032ATMX/NOPB
LCSC Part #
C6647
Packaging
SOIC-16
Customer #
Key Attributes
3V LVDS Quad CMOS Differential Line Receiver
Datasheetpdf iconTI DS90LV032ATMX/NOPB
In-Stock: 767
767 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 3.078$ 3.08
10+$ 2.6085$ 26.09
30+$ 2.3297$ 69.89
100+$ 2.0461$ 204.61
500+$ 1.9173$ 958.65
1,000+$ 1.8586$ 1858.60
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSOIC-16
Voltage - Supply3V~3.6V
TypeReceiver
Data Rate400Mbps
Operating Temperature-40℃~+85℃
Number of Drivers0
FeaturesFail-safe
Level StandardLVDS
Number of Receivers4

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The DS90LV032A is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 400 Mbps (200 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology. The DS90LV032A accepts low voltage (350 mV typical) differential input signals and translates them to 3V CMOS output levels. The receiver supports a TRI- STATE function that may be used to multiplex outputs. The receiver also supports open, shorted and terminated (100G) input Fail- safe. The receiver output will be HIGH for all fail- safe conditions. The DS90LV032A and companion LVDS line driver (eg. DS90LV031A) provide a new alternative to high power PECL/ECL devices for high speed point- to- point interface applications.

Features

AI Translation
  • ≥ 400 Mbps (200 MHz) switching rates
  • 0.1 ns channel- to- channel skew (typical)
  • 0.1 ns differential skew (typical)
  • 3.3 ns maximum propagation delay
  • 3.3V power supply design
  • Power down high impedance on LVDS inputs
  • Low Power design (40mW 3.3V static)
  • Interoperable with existing 5V LVDS networks
  • Accepts small swing (350 mV typical) VID
  • Supports open, short and terminated input fail- safe
  • Compatible with ANSI/TIA/EIA- 644
  • Industrial temp. operating range (- 40°C to +85°C)
  • Available in SOIC and TSSOP Packaging