LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
ADI AD9601BCPZ-200 product image
  • AD9601BCPZ-200 thumbnail 1
  • AD9601BCPZ-200 thumbnail 2
  • AD9601BCPZ-200 thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

ADI AD9601BCPZ-200RoHS

Manufacturer
MPN
AD9601BCPZ-200
LCSC Part #
C653609
Packaging
LFCSP-56(8x8)
Customer #
Key Attributes
Parallel port 1.7V~1.9V LFCSP-56(8x8) Analog to Digital Converters (ADC) RoHS
Datasheetpdf iconADI AD9601BCPZ-200

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingLFCSP-56(8x8)
Operating Temperature-40℃~+85℃
FeaturesInput buffer;Soft reset
InterfaceParallel port
Resolution(Bits)200MHz;10
Voltage - Supply1.7V~1.9V
Number of Channels1
Integral non - linearity0.2LSB

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging260
Sales UnitPiece

Introduction

AI Translation

The AD9601 is a 10-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use. The product operates at up to a 250 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a track-and-hold (T/H) and voltage reference, are included on the chip to provide a complete signal conversion solution. The ADC requires a 1.8 V analog voltage supply and a differential clock for full performance operation. The digital outputs are CMOS compatible and support either twos complement, offset binary format, or Gray code. A data clock output is available for proper output data timing. Fabricated on an advanced CMOS process, the AD9601 is available in a 56-lead LFCSP, specified over the industrial temperature range ( -40°C to +85°C).

Features

AI Translation
  • SNR = 59.4 dBFS @ fIN up to 70 MHz @ 250 MSPS
  • ENOB of 9.7 @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS)
  • SFDR = 87 dBc @ fIN up to 70 MHz @ 250 MSPS (−1.0 dBFS)
  • Excellent linearity DNL δ = 0.2 LSB typical INL = 0.2 LSB typical
  • CMOS outputs Single data port at up to 250 MHz Demultiplexed dual port at up to 2×125 MHz
  • 700 MHz full power analog bandwidth
  • On-chip reference, no external decoupling required
  • Integrated input buffer and track-and-hold
  • Low power dissipation 274 mW @ 200 MSPS 322 mW @ 250 MSPS
  • Programmable input voltage range 1.0 V to 1.5 V, 1.25 V nominal
  • 1.8 V analog and digital supply operation
  • Selectable output data format (offset binary, twos complement, Gray code)
  • Clock duty cycle stabilizer
  • Integrated data capture clock

Applications

AI Translation
  • Wireless and wired broadband communications
  • Cable reverse path
  • Communications test equipment
  • Power amplifier linearization
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 63.9627$ 63.96
Standard Packaging260/Full Tray
Better price for more quantity?
$