ADI AD9518-3ABCPZ-RL7
| Manufacturer | |
| MPN | AD9518-3ABCPZ-RL7 |
| LCSC Part # | C653522 |
| Packaging | LFCSP-48(7x7) |
| Customer # | |
| Key Attributes | 6-Output Clock Generator with Integrated 2.0 GHz VCO |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Clock/Timing/Clock Generators, PLLs, Frequency Synthesizers | |
| Manufacturer | ADI | |
| Packaging | LFCSP-48(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Clock/Oscillator | Built-in;External | |
| Output Frequency(Max) | 2.25GHz | |
| Voltage - Supply | 3.135V~3.465V | |
| Period Jitter, Peak-to-Peak | -;- | |
| Phase Offset | Support | |
| Features | On-chip VCO/DCO;Built-in phase-locked loop;Built-in clock monitoring and loss-of-lock detection;Output synchronization and phase alignment;Automatic reference switching;Multi-source clock input | |
| Output Level | LVPECL | |
| Phase Jitter | 225fs | |
| Number of Outputs | 6 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 750 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Low phase noise PLL
- On-chip VCO tuning range: 1.75 GHz to 2.25 GHz
- Optional external VCO/VCXO up to 2.4 GHz
- 1 differential or 2 single-ended reference inputs
- Reference monitoring
- Automatic recovery and manual reference switchover/holdover mode
- Accepts LVPECL, LVDS, or CMOS reference signals up to 250 MHz
- Programmable delay path to PFD
- Selectable digital or analog lock detect
- 3 pairs of 1.6 GHz LVPECL outputs
- Per output pair shared ÷1 to ÷32 divider with coarse phase delay
- Additive output jitter: 225 fs rms
- Channel-to-channel skew for paired outputs <10 ps
- Automatic synchronization of all outputs at power-up
- Manual output synchronization
- 48-lead LFCSP package
Applications
AI Translation
- Low jitter, low phase noise clock distribution
- 10/40/100 Gb/sec network line cards, including SONET, Synchronous Ethernet, OTU2/3/4
- Forward Error Correction (G.710)
- Clocking for high-speed ADC, DAC, DDS, DDC, DUC, MxFE
- High-performance wireless transceivers
- ATE and high-performance instrumentation
In-Stock: 101
101 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 15.2479$ 13.4182 | $ 13.42 |
| 10+ | $ 13.5198$ 11.8975 | $ 118.98 |
| 30+ | $ 12.4359$ 10.9436 | $ 328.31 |
| 100+ | $ 11.4915$ 10.1126 | $ 1011.26 |
Standard Packaging750/Full Reel | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Clock/Timing/Clock Generators, PLLs, Frequency Synthesizers | |
| Manufacturer | ADI | |
| Packaging | LFCSP-48(7x7) | |
| Operating Temperature | -40℃~+85℃ | |
| Clock/Oscillator | Built-in;External | |
| Output Frequency(Max) | 2.25GHz | |
| Voltage - Supply | 3.135V~3.465V | |
| Period Jitter, Peak-to-Peak | -;- | |
| Phase Offset | Support | |
| Features | On-chip VCO/DCO;Built-in phase-locked loop;Built-in clock monitoring and loss-of-lock detection;Output synchronization and phase alignment;Automatic reference switching;Multi-source clock input | |
| Output Level | LVPECL | |
| Phase Jitter | 225fs | |
| Number of Outputs | 6 |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 750 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Low phase noise PLL
- On-chip VCO tuning range: 1.75 GHz to 2.25 GHz
- Optional external VCO/VCXO up to 2.4 GHz
- 1 differential or 2 single-ended reference inputs
- Reference monitoring
- Automatic recovery and manual reference switchover/holdover mode
- Accepts LVPECL, LVDS, or CMOS reference signals up to 250 MHz
- Programmable delay path to PFD
- Selectable digital or analog lock detect
- 3 pairs of 1.6 GHz LVPECL outputs
- Per output pair shared ÷1 to ÷32 divider with coarse phase delay
- Additive output jitter: 225 fs rms
- Channel-to-channel skew for paired outputs <10 ps
- Automatic synchronization of all outputs at power-up
- Manual output synchronization
- 48-lead LFCSP package
Applications
AI Translation
- Low jitter, low phase noise clock distribution
- 10/40/100 Gb/sec network line cards, including SONET, Synchronous Ethernet, OTU2/3/4
- Forward Error Correction (G.710)
- Clocking for high-speed ADC, DAC, DDS, DDC, DUC, MxFE
- High-performance wireless transceivers
- ATE and high-performance instrumentation
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |



