LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
10% OFF
ADI AD9231BCPZ-65 product image
  • AD9231BCPZ-65 thumbnail 1
  • AD9231BCPZ-65 thumbnail 2
  • AD9231BCPZ-65 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ADI AD9231BCPZ-65RoHS

Manufacturer
MPN
AD9231BCPZ-65
LCSC Part #
C653316
Packaging
LFCSP-64(9x9)
Customer #
Key Attributes
12-Bit, Dual Analog-to-Digital Converter
Datasheetpdf iconADI AD9231BCPZ-65
In-Stock: 91
91 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 48.966$ 44.0694$ 44.07
30+$ 47.3108$ 42.5798$ 1277.39
Standard Packaging260/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingLFCSP-64(9x9)
Operating Temperature-40℃~+85℃
InterfaceSPI
Quiescent Current (Iq)-
Voltage - Supply1.7V~1.9V
Number of Channels2
Integral non - linearity0.17LSB
Clock/OscillatorExternal
Clock Frequency65MHz
FeaturesMulti-chip synchronization;Synchronous triggering
Voltage ReferenceBuilt-in
Resolution(Bits)12;65MHz
S/N Ratio71.3dB
ADC architecturePipeline
Programmable GainNot supported

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging260
Sales UnitPiece

Introduction

AI Translation

The AD9231 is a monolithic, dual-channel, 1.8 V supply, 12-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference. The product uses multistage differential pipeline architecture with output error correction logic to provide 12-bit accuracy at 80 MSPS data rates and to guarantee no missing codes over the full operating temperature range. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). A differential clock input controls all internal conversion cycles. An optional duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in offset binary, gray code, or twos complement format. A data output clock (DCO) is provided for each ADC channel to ensure proper latch timing with receiving logic. Both 1.8 V and 3.3 V CMOS levels are supported, and output data can be multiplexed onto a single output bus. The AD9231 is available in a 64-lead RoHS compliant LFCSP and is specified over the industrial temperature range (-40°C to +85°C).

Features

AI Translation
  • 1.8 V analog supply operation
  • 1.8 V to 3.3 V output supply
  • SNR 71.3 dBFS at 9.7 MHz input 69.0 dBFS at 200 MHz input
  • SFDR 93 dBc at 9.7 MHz input 83 dBc at 200 MHz input
  • Low power 32 mW per channel at 20 MSPS 71 mW per channel at 80 MSPS
  • Differential input with 700 MHz bandwidth
  • On-chip voltage reference and sample-and-hold circuit
  • 2 V p-p differential analog input
  • ΔNL = ±0.40 LSB
  • Serial port control options
  • Offset binary, gray code, or twos complement data format
  • Optional clock duty cycle stabilizer
  • Integer 1-to-8 input clock divider
  • Data output multiplex option
  • Built-in selectable digital test pattern generation
  • Energy-saving power-down modes
  • Data clock out with programmable clock and data alignment

Applications

AI Translation
  • Communications
  • Diversity radio systems
  • Multimode digital receivers GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA
  • I/Q demodulation systems
  • Smart antenna systems
  • Battery-powered instruments
  • Hand held scope meters
  • Portable medical imaging
  • Ultrasound
  • Radar/LIDAR