LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC541APW,118 product image
  • 74LVC541APW,118 thumbnail 1
  • 74LVC541APW,118 thumbnail 2
  • 74LVC541APW,118 thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

Nexperia 74LVC541APW,118RoHS

Manufacturer
MPN
74LVC541APW,118
LCSC Part #
C6093
Packaging
TSSOP-20
Customer #
Key Attributes
Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state
Datasheetpdf iconNexperia 74LVC541APW,118
In-Stock: 1,430
1,430 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.5432$ 0.54
10+$ 0.4379$ 4.38
30+$ 0.386$ 11.58
100+$ 0.3341$ 33.41
500+$ 0.2968$ 148.40
1,000+$ 0.2806$ 280.60
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingTSSOP-20
Input typeSchmitt trigger
Voltage - Supply1.2V~3.6V
Output TypeTri-State
Current - Output High(IOH)24mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)24mA
Number of Bits per Element8
Channel TypeUnidirectional
FeaturesOutput enable;Power-off isolation;Level shifting
Number of Elements1
Propagation Delay2.9ns@3.3V,50pF
Quiescent Current40uA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74LVC541A is an 8-bit buffer/line driver with 3-state outputs. The device features two output enables (OE1 and OE2). A HIGH on OEn causes the associated outputs to assume a high-impedance OFF-state. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The l_OFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Overvoltage tolerant inputs to 5.5 V
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power consumption
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Level translator for mixed 3.3V and 5V environments