Nexperia 74AHC573BQ,115
| Manufacturer | |
| MPN | 74AHC573BQ,115 |
| LCSC Part # | C554420 |
| Packaging | DHVQFN-20(2.5x4.5) |
| Customer # | |
| Key Attributes | Octal D-type transparent latch; 3-state |
| Datasheet |  Nexperia 74AHC573BQ,115 |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Latches | |
| Manufacturer | Nexperia | |
| Packaging | DHVQFN-20(2.5x4.5) | |
| Series | 74AHC | |
| Logic Type | D Latch | |
| Voltage - Supply | 2V~5.5V | |
| Operating Temperature | -40℃~+125℃ | |
| Current - Output Low(IOL) | 8mA | |
| Output Type | Tri-State | |
| Setup Time | 3.5ns | |
| Number of Channels | 8 | |
| Current - Output High(IOH) | 8mA | |
| Hold Time | 1.5ns | |
| Propagation Delay | 3.9ns |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74AHC573; 74AHCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.
Features
- Wide supply voltage range from 2.0 V to 5.5 V
- Balanced propagation delays
- All inputs have Schmitt-trigger action
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- Common 3-state output enable input
- Functionally identical to the 74AHC373; 74AHCT373
- Input levels:
- For 74AHC573: CMOS input level
- For 74AHCT573: TTL input level
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 0.6405 | $ 0.64 |
| 10+ | $ 0.5182 | $ 5.18 |
| 30+ | $ 0.4571 | $ 13.71 |
| 100+ | $ 0.3959 | $ 39.59 |
| 500+ | $ 0.3589 | $ 179.45 |
| 1,000+ | $ 0.3412 | $ 341.20 |
Standard Packaging3000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Latches | |
| Manufacturer | Nexperia | |
| Packaging | DHVQFN-20(2.5x4.5) | |
| Series | 74AHC | |
| Logic Type | D Latch | |
| Voltage - Supply | 2V~5.5V | |
| Operating Temperature | -40℃~+125℃ | |
| Current - Output Low(IOL) | 8mA | |
| Output Type | Tri-State | |
| Setup Time | 3.5ns | |
| Number of Channels | 8 | |
| Current - Output High(IOH) | 8mA | |
| Hold Time | 1.5ns | |
| Propagation Delay | 3.9ns |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74AHC573; 74AHCT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.
Features
- Wide supply voltage range from 2.0 V to 5.5 V
- Balanced propagation delays
- All inputs have Schmitt-trigger action
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- Common 3-state output enable input
- Functionally identical to the 74AHC373; 74AHCT373
- Input levels:
- For 74AHC573: CMOS input level
- For 74AHCT573: TTL input level
- ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |