LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74AHC04BQ,115 product image
  • 74AHC04BQ,115 thumbnail 1
  • 74AHC04BQ,115 thumbnail 2
  • 74AHC04BQ,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74AHC04BQ,115RoHS

Manufacturer
MPN
74AHC04BQ,115
LCSC Part #
C554198
Packaging
DHVQFN-14-EP(2.5x3)
Customer #
Key Attributes
Hex inverter
Datasheetpdf iconNexperia 74AHC04BQ,115
In-Stock: 2,400
2,400 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.3036$ 1.52
50+$ 0.2821$ 14.11
150+$ 0.2729$ 40.94
500+$ 0.2614$ 130.70
3,000+$ 0.2563$ 768.90
6,000+$ 0.2532$ 1519.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingDHVQFN-14-EP(2.5x3)
Logic Family74AHC
Input Type-
Voltage - Supply2V~5.5V
Output Logic Level - Low100mV;550mV
Propagation Delay7.5ns@5V,50pF
Features-
Operating Temperature-40℃~+125℃
Input Logic Level - High1.5V~3.85V
Input Logic Level - Low500mV~1.65V
Number of Circuits6
Output Logic Level - High4.4V~4.5V;3.94V
Quiescent Current(Iq)2uA
Number of Channels-
Current - Output High(IOH)8mA
Current - Output Low(IOL)8mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74AHC04; 74AHCT04 is a high-speed Si-gate CMOS device and is pin compatible with Lowpower Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A. The 74AHC04; 74AHCT04 provides six inverting buffers.

Features

AI Translation
  • Balanced propagation delays
  • Inputs accept voltages higher than VCC
  • Input levels: For 74AHC04: CMOS level; For 74AHCT04: TTL level
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Applications

AI Translation
  • Logic level translation
  • Signal buffering
  • Signal inversion