LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74AHC00PW-Q100J product image
  • 74AHC00PW-Q100J thumbnail 1
  • 74AHC00PW-Q100J thumbnail 2
  • 74AHC00PW-Q100J thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74AHC00PW-Q100JRoHS

Manufacturer
Nexperia
MPN
74AHC00PW-Q100J
LCSC Part #
C554191
Packaging
TSSOP-14
Customer #
Key Attributes
Quad 2-input NAND gate
Datasheetpdf iconNexperia 74AHC00PW-Q100J
In-Stock: 2,360
2,360 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2376$ 1.19
50+$ 0.1884$ 9.42
150+$ 0.1673$ 25.10
500+$ 0.1409$ 70.45
2,500+$ 0.1292$ 323.00
5,000+$ 0.1222$ 611.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingTSSOP-14
FeaturesOvervoltage-tolerant input
Input Logic Level - Low500mV;900mV;1.65V
Input Logic Level - High1.5V~3.85V
Operating Temperature-40℃~+125℃
Logic Family74AHC Series
Output Logic Level - High4.4V;3.94V
Quiescent Current(Iq)2uA
Voltage - Supply2V~5.5V
Current - Output High(IOH)8mA
Number of Channels4;2
Output Logic Level - Low550mV
Propagation Delay7.5ns@5V,50pF
Current - Output Low(IOL)8mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74AHC00-Q100; 74AHCT00-Q100 are quad 2-input NAND gates. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

Features

AI Translation
  • Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C
  • Wide supply voltage range from 2.0 V to 5.5 V
  • Input levels:
    • For 74AHC00-Q100: CMOS level
    • For 74AHCT00-Q100: TTL level
  • Balanced propagation delays
  • All inputs have Schmitt-trigger actions
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
  • Multiple package options
  • DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints