LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74VHC125BQ,115 product image
Images for reference only

Nexperia 74VHC125BQ,115RoHS

Manufacturer
MPN
74VHC125BQ,115
LCSC Part #
C549109
Packaging
DHVQFN-14-EP(2.5x3)
Customer #
Key Attributes
Schmitt trigger 2V~5.5V 4 1 9.5ns@5.5V,50pF 40uA DHVQFN-14-EP(2.5x3) Buffers, Drivers, Receivers, Transceivers RoHS
Datasheetpdf iconNexperia 74VHC125BQ,115
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 0.3306$ 0.33
200+$ 0.128$ 25.60
500+$ 0.1235$ 61.75
1,000+$ 0.1212$ 121.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingDHVQFN-14-EP(2.5x3)
Input typeSchmitt trigger
Current - Output High(IOH)8mA
Series74VHC
Voltage - Supply2V~5.5V
Operating Temperature-40℃~+125℃
Output TypeTri-State
Current - Output Low(IOL)8mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesOutput enable
Number of Elements1
Propagation Delay9.5ns@5.5V,50pF
Quiescent Current40uA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74VHC125; 74VHCT125 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A. The 74VHC125; 74VHCT125 provides four non-inverting buffer/line drivers with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH at nOE causes the outputs to assume a high-impedance OFF-state. The 74VHC125; 74VHCT125 are identical to the 74VHC126; 74VHCT126 but have active LOW enable inputs.

Features

AI Translation
  • Balanced propagation delays
  • All inputs have a Schmitt-trigger action
  • Inputs accepts voltages higher than VCC
  • Input levels: The 74VHC125 operates with CMOS logic levels The 74VHCT125 operates with TTL logic levels
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and from -40 °C to +125 °C