LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC2G17GM,115 product image
  • 74LVC2G17GM,115 thumbnail 1
  • 74LVC2G17GM,115 thumbnail 2
  • 74LVC2G17GM,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC2G17GM,115RoHS

Manufacturer
MPN
74LVC2G17GM,115
LCSC Part #
C548609
Packaging
XSON-6(1x1.5)
Customer #
Key Attributes
Dual non-inverting Schmitt trigger with 5 V tolerant input
Datasheetpdf iconNexperia 74LVC2G17GM,115
In-Stock: 1,630
1,630 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1957$ 0.98
50+$ 0.1534$ 7.67
150+$ 0.1353$ 20.30
500+$ 0.1127$ 56.35
2,500+$ 0.1026$ 256.50
5,000+$ 0.0966$ 483.00
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerNexperia
PackagingXSON-6(1x1.5)
Input typeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Type-
Current - Output High(IOH)32mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)32mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesPower-off isolation;Level shifting
Number of Elements2
Propagation Delay2.7ns@4.5V,50pF
Quiescent Current4uA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

The 74LVC2G17 is a dual buffer with Schmitt-trigger inputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • ±24 mA output drive (VCC = 3.0 V)
  • CMOS low-power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • IOFF circuitry provides partial Power-down mode operation
  • Complies with JEDEC standard: JESD8 - 7 (1.65 V to 1.95 V), JESD8 - 5 (2.3 V to 2.7 V), JESD - 8B/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS - 001 class 2 exceeds 2000 V; CDM: ANSI/ESDA/JEDEC JS - 002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Wave and pulse shapers for highly noisy environments
  • Dual non-inverting Schmitt trigger with 5 V tolerant input