LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC2G06GV,125 product image
  • 74LVC2G06GV,125 thumbnail 1
  • 74LVC2G06GV,125 thumbnail 2
  • 74LVC2G06GV,125 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC2G06GV,125RoHS

Manufacturer
MPN
74LVC2G06GV,125
LCSC Part #
C548558
Packaging
SC-74
Customer #
Key Attributes
Inverters with open-drain outputs
Datasheetpdf iconNexperia 74LVC2G06GV,125
In-Stock: 260
260 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2059$ 1.03
50+$ 0.1614$ 8.07
150+$ 0.1423$ 21.35
500+$ 0.1186$ 59.30
3,000+$ 0.108$ 324.00
6,000+$ 0.1016$ 609.60
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingSC-74
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low800mV
Propagation Delay2.9ns@5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - Low700mV~800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V~2V
Number of Circuits2
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)-
Number of Channels2
Current - Output Low(IOL)32mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC2G06 is a dual inverter with open-drain outputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • -24 mA output drive (VCC = 3.0 V)
  • CMOS low power consumption
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard:
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
    • JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃

Applications

AI Translation
  • Level translator for mixed 3.3 V and 5 V environments