Nexperia 74LVC1G80GW-Q100,1
| Manufacturer | |
| MPN | 74LVC1G80GW-Q100,1 |
| LCSC Part # | C548434 |
| Packaging | TSSOP-5-1.3mm |
| Customer # | |
| Key Attributes | Single D-type flip-flop; positive-edge trigger |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Manufacturer | Nexperia | |
| Packaging | TSSOP-5-1.3mm | |
| Operating Temperature | -40℃~+125℃ | |
| Voltage - Supply | 1.65V~5.5V | |
| Number of Bits per Element | 1 | |
| Series | 74LVC Series | |
| Output Type | - | |
| Number of Elements | 1 | |
| Current - Output High(IOH) | 24mA | |
| Current - Output Low(IOL) | 24mA | |
| Setup Time | 500ps | |
| Quiescent Current | 100nA | |
| Hold Time | -100ps | |
| Propagation Delay | 1.8ns@5V,50pF | |
| Trigger Type | Rising Edge |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74LVC1G80-Q100 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the overline{Q} output. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in mixed 3.3V and 5V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Features
- Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
- Wide supply voltage range from 1.65 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power dissipation
- Direct interface with TTL levels
- IOFF circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) JESD36 (4.5 V to 5.5 V)
- ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Applications
- Suitable for automotive applications
- Ideal as a voltage translator in mixed 3.3V and 5V environments
- Suitable for partial power-down applications
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 0.3819 | $ 0.38 |
| 10+ | $ 0.3332 | $ 3.33 |
| 30+ | $ 0.312 | $ 9.36 |
| 100+ | $ 0.286 | $ 28.60 |
| 500+ | $ 0.2747 | $ 137.35 |
| 1,000+ | $ 0.2682 | $ 268.20 |
Standard Packaging3000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Manufacturer | Nexperia | |
| Packaging | TSSOP-5-1.3mm | |
| Operating Temperature | -40℃~+125℃ | |
| Voltage - Supply | 1.65V~5.5V | |
| Number of Bits per Element | 1 | |
| Series | 74LVC Series | |
| Output Type | - | |
| Number of Elements | 1 | |
| Current - Output High(IOH) | 24mA | |
| Current - Output Low(IOL) | 24mA | |
| Setup Time | 500ps | |
| Quiescent Current | 100nA | |
| Hold Time | -100ps | |
| Propagation Delay | 1.8ns@5V,50pF | |
| Trigger Type | Rising Edge |
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74LVC1G80-Q100 is a single positive-edge triggered D-type flip-flop. Data at the D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and its complement will appear at the overline{Q} output. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in mixed 3.3V and 5V environments. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Features
- Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃
- Wide supply voltage range from 1.65 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- ±24 mA output drive (VCC = 3.0 V)
- CMOS low power dissipation
- Direct interface with TTL levels
- IOFF circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) JESD36 (4.5 V to 5.5 V)
- ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Applications
- Suitable for automotive applications
- Ideal as a voltage translator in mixed 3.3V and 5V environments
- Suitable for partial power-down applications
C548434 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |



