LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74LVC138ABQ,115 product image
  • 74LVC138ABQ,115 thumbnail 1
  • 74LVC138ABQ,115 thumbnail 2
  • 74LVC138ABQ,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC138ABQ,115RoHS

Manufacturer
MPN
74LVC138ABQ,115
LCSC Part #
C548104
Packaging
DHVQFN-16-EP(2.5x3.5)
Customer #
Key Attributes
3-to-8 line decoder/demultiplexer; inverting
Datasheetpdf iconNexperia 74LVC138ABQ,115
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
5+$ 0.3274$ 1.64
50+$ 0.2602$ 13.01
150+$ 0.2314$ 34.71
500+$ 0.1955$ 97.75
3,000+$ 0.1795$ 538.50
6,000+$ 0.1699$ 1019.40
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Signal Switches, Multiplexers, Decoders
ManufacturerNexperia
PackagingDHVQFN-16-EP(2.5x3.5)
TypeDecoder
Voltage - Supply1.65V~3.6V
Number of Channels3/8
Operating Temperature-40℃~+125℃
FeaturesLevel shifting
Quiescent Current40uA
Current - Output High(IOH)24mA
Propagation Delay2.7ns@3.3V,50pF
Current - Output Low(IOL)24mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC138A decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The 74LVC138A features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the 74LVC138A to a 1-of-32 (5 to 32 lines) decoder with just four 74LVC138A ICs and one inverter. The 74LVC138A can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

Features

AI Translation
  • Overvoltage tolerant inputs to 5.5 V
  • Wide supply voltage range from 1.2 V to 3.6 V
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Demultiplexing capability
  • Multiple input enable for easy expansion
  • Ideal for memory chip select decoding
  • Mutually exclusive outputs
  • Output drive capability 50 Ω transmission lines at 125 ℃
  • Complies with JEDEC standard: JESD8-7A (1.65 V to 1.95 V) JESD8-5A (2.3 V to 2.7 V) JESD8-C/JESD36 (2.7 V to 3.6 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃