Nexperia 74HC273BQ,115
| Manufacturer | |
| MPN | 74HC273BQ,115 |
| LCSC Part # | C546785 |
| Packaging | DHVQFN-20-EP(2.5x4.5) |
| Customer # | |
| Key Attributes | Octal D-type flip-flop with reset; positive-edge trigger |
| Datasheet |  Nexperia 74HC273BQ,115 |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Manufacturer | Nexperia | |
| Packaging | DHVQFN-20-EP(2.5x4.5) | |
| Voltage - Supply | 2V~6V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74HC Series | |
| Synchronous/Asynchronous | Asynchronous | |
| Current - Output High(IOH) | 5.2mA | |
| Number of Elements | 1 | |
| Current - Output Low(IOL) | 5.2mA | |
| Setup Time | 5ns | |
| Quiescent Current | 8uA | |
| Hold Time | 3ns | |
| Propagation Delay | 15ns@5V,15pF | |
| Trigger Type | Rising Edge |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Features
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V)
- Input levels: For 74HC273: CMOS level; For 74HCT273: TTL level
- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 5+ | $ 0.4563 | $ 2.28 |
| 50+ | $ 0.3906 | $ 19.53 |
| 150+ | $ 0.3625 | $ 54.38 |
| 500+ | $ 0.3274 | $ 163.70 |
| 3,000+ | $ 0.3117 | $ 935.10 |
| 6,000+ | $ 0.3024 | $ 1814.40 |
Standard Packaging3000/Full Reel | ||
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Flip Flops | |
| Manufacturer | Nexperia | |
| Packaging | DHVQFN-20-EP(2.5x4.5) | |
| Voltage - Supply | 2V~6V | |
| Number of Bits per Element | 8 | |
| Output Type | - | |
| Operating Temperature | -40℃~+125℃ | |
| Series | 74HC Series | |
| Synchronous/Asynchronous | Asynchronous | |
| Current - Output High(IOH) | 5.2mA | |
| Number of Elements | 1 | |
| Current - Output Low(IOL) | 5.2mA | |
| Setup Time | 5ns | |
| Quiescent Current | 8uA | |
| Hold Time | 3ns | |
| Propagation Delay | 15ns@5V,15pF | |
| Trigger Type | Rising Edge |
Additional Information
| Type | Details |
|---|---|
| Minimum | 5 |
| Multiple | 5 |
| Standard Packaging | 3000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
The 74HC273; 74HCT273 is an octal positive-edge triggered D-type flip-flop. The device features clock (CP) and master reset (MR) inputs. The outputs Qn will assume the state of their corresponding Dn inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A LOW on MR forces the outputs LOW independently of clock and data inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.
Features
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V)
- Input levels: For 74HC273: CMOS level; For 74HCT273: TTL level
- Common clock and master reset
- Eight positive edge-triggered D-type flip-flops
- ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 ℃ to +85 ℃ and from -40 ℃ to +125 ℃
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |