LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74HC174PW,118 product image
  • 74HC174PW,118 thumbnail 1
  • 74HC174PW,118 thumbnail 2
  • 74HC174PW,118 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74HC174PW,118RoHS

Manufacturer
Nexperia
MPN
74HC174PW,118
LCSC Part #
C546663
Packaging
TSSOP-16
Customer #
Key Attributes
Hex D-type flip-flop with reset; positive-edge trigger
Datasheetpdf iconNexperia 74HC174PW,118
In-Stock: 1,375
1,375 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2664$ 1.33
50+$ 0.2324$ 11.62
150+$ 0.2178$ 32.67
500+$ 0.1996$ 99.80
2,500+$ 0.1915$ 478.75
5,000+$ 0.1866$ 933.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerNexperia
PackagingTSSOP-16
Voltage - Supply2V~6V
Number of Bits per Element6
Output Type-
Operating Temperature-40℃~+125℃
Series74HC Series
Synchronous/AsynchronousAsynchronous
Number of Elements1
Current - Output High(IOH)5.2mA
Current - Output Low(IOL)5.2mA
Setup Time12ns
Quiescent Current8uA
Hold Time3ns
Propagation Delay28ns@6V,50pF
Trigger TypeRising Edge
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The 74HC174; 74HCT174 are hex positive edge-triggered D-type flip-flops with individual data inputs (Dn) and outputs (Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition is stored in the flip-flop and appears at the Q output. A LOW on MR causes the flip-flops and outputs to be reset LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Features

AI Translation
  • Wide supply voltage range from 2.0 to 6.0 V
  • CMOS low power dissipation
  • High noise immunity
  • Input levels: For 74HC174: CMOS level For 74HCT174: TTL level
  • Six edge-triggered D-type flip-flops
  • Asynchronous master reset
  • Complies with JEDEC standards JESD8C (2.7 V to 3.6 V) JESD7A (2.0V to 6.0 V)
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C