LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74AVC1T45GXZ product image
Images for reference only

Nexperia 74AVC1T45GXZRoHS

Manufacturer
MPN
74AVC1T45GXZ
LCSC Part #
C546250
Packaging
X2-SON-6(0.8x1)
Customer #
Key Attributes
Dual-supply voltage level translator/transceiver; 3-state
Datasheetpdf iconNexperia 74AVC1T45GXZ
In-Stock: 4,960
4,960 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.235$ 1.18
50+$ 0.205$ 10.25
150+$ 0.1921$ 28.82
500+$ 0.176$ 88.00
2,500+$ 0.1689$ 422.25
5,000+$ 0.1646$ 823.00
Standard Packaging10000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Translators, Level Shifters
ManufacturerNexperia
PackagingX2-SON-6(0.8x1)
output typeTri-State
Operating Temperature-40℃~+125℃
Data Rate500Mbps
Channel TypeBidirectional
FeaturesPower-off protection;Output enable high-impedance
Voltage - Supply800mV~3.6V;800mV~3.6V
Number of Circuits1

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging10000
Sales UnitPiece

Introduction

AI Translation

The 74AVC1T45 is a single bit, dual supply transceiver with 3-state output that enables bidirectional level translation. It features two 1-bit input-output ports (A and B), a direction control input (DIR) and dual supply pins (VCC(A) and VCC(B)). Both VCC(A) and VCC(B) can be supplied at any voltage between 0.8 V and 3.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins A and DIR are referenced to VCC(A) and pin B is referenced to VCC(B). A HIGH on DIR allows transmission from A to B and a LOW on DIR allows transmission from B to A. The device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either VCC(A) or VCC(B) are at GND level, both A and B are in the high-impedance OFF-state.

Features

AI Translation
  • Wide supply voltage range: VCC(A): 0.8 V to 3.6 V VCC(B): 0.8 V to 3.6 V
  • High noise immunity
  • CMOS low power dissipation
  • Suspend mode
  • Latch-up performance exceeds 100 mA per JESD 78 Class II
  • Overvoltage tolerant inputs to 3.6 V
  • Dynamically controlled outputs
  • Low noise overshoot and undershoot <10% of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Maximum data rates:
    • 500 Mbit/s (1.8 V to 3.3 V translation)
    • 320 Mbit/s (≤1.8 V to 3.3 V translation)
    • 320 Mbit/s (translate to 2.5 V or 1.8 V)
    • 280 Mbit/s (translate to 1.5 V)
    • 240 Mbit/s (translate to 1.2 V)
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 3B exceeds 8000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃