LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TECH PUBLIC SN74LVC04APWR-TP product image
  • SN74LVC04APWR-TP thumbnail 1
  • SN74LVC04APWR-TP thumbnail 2
  • SN74LVC04APWR-TP thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TECH PUBLIC SN74LVC04APWR-TPRoHS

Manufacturer
TECH PUBLICAsian Brands
MPN
SN74LVC04APWR-TP
LCSC Part #
C54561939
Packaging
TSSOP-14
Customer #
Key Attributes
Schmitt trigger 6 10uA 1.65V~3.6V 3.5ns@3.3V,15pF TSSOP-14 Gates and Inverters RoHS
Datasheetpdf iconTECH PUBLIC SN74LVC04APWR-TP
In-Stock: 2,500
2,500 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1249$ 0.62
50+$ 0.0994$ 4.97
150+$ 0.0866$ 12.99
500+$ 0.077$ 38.50
2,500+$ 0.0694$ 173.50
5,000+$ 0.0655$ 327.50
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTECH PUBLIC
PackagingTSSOP-14
Input TypeSchmitt trigger
Logic Family74LVC
Operating Temperature-40℃~+125℃
Input Logic Level - High1.08V;1.7V;2V
Input Logic Level - Low120mV;700mV;800mV
Number of Circuits6
Output Logic Level - High1.2V;1.9V;2.2V;2.4V;3.1V
Quiescent Current(Iq)10uA
Voltage - Supply1.65V~3.6V
Propagation Delay3.5ns@3.3V,15pF
Output Logic Level - Low100mV;450mV;300mV;400mV;550mV
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

This is a hex inverter. The inputs can be driven by 2.7V or 3.6V devices. This feature allows these devices to be used as translators in mixed 2.7V and 3.6V environments.

Schmitt-trigger action on all inputs allows the circuit to tolerate slower input rise and fall times. The device is fully specified for partial-power-down applications using IOFF. The IOFF circuit disables the outputs, preventing damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65V to 3.6V
  • CMOS low power consumption
  • Input overvoltage tolerance up to 5.5V
  • Latch-up performance exceeds 250mA
  • Direct TTL-level interface compatible
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-00 Class 3A exceeds 6000V, CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • I<sub>off</sub> circuit enables partial power-down mode operation
  • JEDEC compliant: JESD8-7 (1.65V to 1.95V), JESD8-5 (2.3V to 2.7V), JESD8C (2.7V to 3.6V)
  • Package: TSSOP-14