- Pinout
- Footprint
Images for reference only
EDA ModelsEasyEDA
TI CD4071BE
| Manufacturer | |
| MPN | CD4071BE |
| LCSC Part # | C5332 |
| Packaging | DIP-14 |
| Customer # | |
| Key Attributes | CMOS OR Gates |
| Datasheet |  TI CD4071BE |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | DIP-14 | |
| Features | - | |
| Input Logic Level - High | 3.5V~11V | |
| Operating Temperature | -55℃~+125℃ | |
| Input Logic Level - Low | 1.5V~4V | |
| Logic Family | 4000B Series | |
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 1uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | 3.4mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 90ns@15V,50pF | |
| Current - Output Low(IOL) | 3.4mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 25 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
CD4071B, CD4072B, and CD4075B OR gates provide the system designer with direct implementation of the positive logic OR function and supplement the existing family of CMOS gates. The CD4071, CD4072, and CD4075 types are supplied in 14- lead dual- in- line ceramic packages (D and F suffixes), 14- lead dual- in- line plastic packages (E suffix), and in chip form (H suffix).
Features
AI Translation
- Medium- Speed Operation- tPLH, tPHL = 60 ns (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package- temperature range; 100 nA at 18 V and 25℃
- Standardized, symmetrical output characteristics
- Noise margin (over full package temperature range):
- 1 V at VDD = 5 V
- 3 V at VDD = 10 V
- 2.5 V at VDD = 15 V
- 5- V, 10- V, and 15- V parametric ratings
- Meets all requirements of JEDEC Tenta- tive Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
In-Stock: 556
556 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 0.8762 | $ 0.88 |
| 10+ | $ 0.7019 | $ 7.02 |
| 25+ | $ 0.5879 | $ 14.70 |
| 100+ | $ 0.5033 | $ 50.33 |
| 500+ | $ 0.4512 | $ 225.60 |
| 1,000+ | $ 0.4251 | $ 425.10 |
Standard Packaging25/Full Tube | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Logic/Gates and Inverters | |
| Manufacturer | TI | |
| Packaging | DIP-14 | |
| Features | - | |
| Input Logic Level - High | 3.5V~11V | |
| Operating Temperature | -55℃~+125℃ | |
| Input Logic Level - Low | 1.5V~4V | |
| Logic Family | 4000B Series | |
| Output Logic Level - High | 4.95V;9.95V;14.95V | |
| Quiescent Current(Iq) | 1uA | |
| Voltage - Supply | 3V~18V | |
| Current - Output High(IOH) | 3.4mA | |
| Number of Channels | 4;2 | |
| Output Logic Level - Low | 50mV | |
| Propagation Delay | 90ns@15V,50pF | |
| Current - Output Low(IOL) | 3.4mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 25 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
CD4071B, CD4072B, and CD4075B OR gates provide the system designer with direct implementation of the positive logic OR function and supplement the existing family of CMOS gates. The CD4071, CD4072, and CD4075 types are supplied in 14- lead dual- in- line ceramic packages (D and F suffixes), 14- lead dual- in- line plastic packages (E suffix), and in chip form (H suffix).
Features
AI Translation
- Medium- Speed Operation- tPLH, tPHL = 60 ns (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package- temperature range; 100 nA at 18 V and 25℃
- Standardized, symmetrical output characteristics
- Noise margin (over full package temperature range):
- 1 V at VDD = 5 V
- 3 V at VDD = 10 V
- 2.5 V at VDD = 15 V
- 5- V, 10- V, and 15- V parametric ratings
- Meets all requirements of JEDEC Tenta- tive Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |