ST STM32WB50CGU5
| Manufacturer | |
| MPN | STM32WB50CGU5 |
| LCSC Part # | C529448 |
| Packaging | UFQFPN-48(7x7) |
| Customer # | |
| Key Attributes | Multiprotocol wireless 32-bit MCU Arm-based Cortex-M4 with FPU, Bluetooth 5 or 802.15.4 radio solution |
| Datasheet |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | RF and Wireless/RF Transceiver ICs | |
| Manufacturer | ST | |
| Packaging | UFQFPN-48(7x7) | |
| CPU Core | ARM Cortex-M4 | |
| Core Size | 32 Bit |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 156 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Includes ST state-of-the-art patented technology
- Radio – 2.4 GHz – RF transceiver supporting Bluetooth 5 specification or IEEE 802.15.4-2011 PHY and MAC, supporting Thread and ZigBee 3.0
- RX sensitivity: -96 dBm (Bluetooth Low Energy at 1 Mbps), -100 dBm (802.15.4)
- Programmable output power up to +4 dBm with 1 dB steps
- Integrated balun to reduce BOM
- Support for 1 Mbps
- Dedicated Arm 32-bit Cortex M0 + CPU for real-time Radio layer
- Accurate RSSI to enable power control
- Suitable for systems requiring compliance with radio frequency regulations ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15 and ARIB STD-T66
- Support for external PA
- Available integrated passive device (IPD) companion chip for optimized matching solution (MLPF-WB55-01E3)
- Ultra-low-power platform
- 2.0 to 3.6 V power supply
- -10 °C to +85 °C temperature range
- 14 nA shutdown mode
- 700 nA Standby mode + RTC + 32 KB RAM
- 2.25 μA Stop mode + RTC + 128 KB RAM
- Radio: Rx 7.9 mA/Tx at 0 dBm 12 mA
- Core: Arm 32-bit Cortex-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 64 MHz, MPU, 80 DMIPS and DSP instructions
- Performance benchmark – 1.25 DMIPS/MHz (Drystone 2.1)
- 219.48 CoreMark (3.43 CoreMark/MHz at 64 MHz)
- Energy benchmark – 303 ULPMark CP score
- Supply and reset management
- Ultra-safe, low-power BOR (brownout reset) with five selectable thresholds
- Ultra-low-power POR/PDR
- Programmable voltage detector (PVD)
- VBAT mode with RTC and backup registers
- Clock sources
- 32 MHz crystal oscillator with integrated trimming capacitors (Radio and CPU clock)
- 32 kHz crystal oscillator for RTC (LSE)
- Internal low-power 32 kHz (±5%) RC (LSI1)
- Internal low-power 32 kHz (stability ±500 ppm) RC (LSI2)
- Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25% accuracy)
- High speed internal 16 MHz factory trimmed RC (±1%)
- 1x PLL for system clock and ADC
- Memories
- 1 MB Flash memory with sector protection (PCROP) against R/W operations, enabling authentic Bluetooth Low Energy and 802.15.4 SW stack
- 128 KB SRAM, including 64 KB with hardware parity check
- 20×32-bit backup register
- Boot loader supporting USART, SPI, I2C interfaces
- OTA (over the air) Bluetooth Low Energy and 802.15.4 update
- Rich analog peripherals (down to 2.0 V)
- 12-bit ADC 2.13 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
- System peripherals
- Inter processor communication controller (IPCC) for communication with Bluetooth Low Energy and 802.15.4
- HW semaphores for resources sharing between CPUs
- 1x DMA controller (7× channels) supporting ADC, SPI, I2C, USART, AES, timers
- 1x USART (ISO 7816, IrDA, SPI Master, Modbus and Smartcard mode)
- 1x SPI 32 Mbit/s
- 1x I2C (SMBus/PMBus)
- 1x 16-bit, four channels advanced timer
- 2x 16-bits, two channels timer
- 1x 32-bits, four channels timer
- 2x 16-bits ultra-low-power timer
- 1x independent Systick
- 1x independent watchdog
- 1x window watchdog
- Security and ID
- Secure firmware installation (SFI) for Bluetooth Low Energy and 802.15.4 SW stack
- 2x hardware encryption AES maximum 256-bit for the application, the Bluetooth Low Energy and IEEE802.15.4
- Customer key storage / key manager services
- HW public key authority (PKA)
- Cryptographic algorithms: RSA, Diffie-Helman, ECC over GF(p)
- True random number generator (RNG)
- Sector protection against R/W operation (PCROP)
- CRC calculation unit
- Die information: 96-bit unique ID
- IEEE 64-bit unique ID. Possibility to derive 802.15.4 64-bit and Bluetooth Low Energy 48-bit EUI
- Up to 30 fast I/Os, 28 of them 5 V-tolerant
- Development support
- Serial wire debug (SWD), JTAG for the Application processor
- Application cross trigger
- All packages are ECOPACK2 compliant
In-Stock: 942
942 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 3.9467 | $ 3.95 |
| 10+ | $ 3.7536 | $ 37.54 |
| 30+ | $ 3.638 | $ 109.14 |
| 100+ | $ 3.5224 | $ 352.24 |
| 500+ | $ 3.4686 | $ 1734.30 |
| 1,000+ | $ 3.4449 | $ 3444.90 |
Standard Packaging156/Full Tray | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | RF and Wireless/RF Transceiver ICs | |
| Manufacturer | ST | |
| Packaging | UFQFPN-48(7x7) | |
| CPU Core | ARM Cortex-M4 | |
| Core Size | 32 Bit |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 156 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Features
AI Translation
- Includes ST state-of-the-art patented technology
- Radio – 2.4 GHz – RF transceiver supporting Bluetooth 5 specification or IEEE 802.15.4-2011 PHY and MAC, supporting Thread and ZigBee 3.0
- RX sensitivity: -96 dBm (Bluetooth Low Energy at 1 Mbps), -100 dBm (802.15.4)
- Programmable output power up to +4 dBm with 1 dB steps
- Integrated balun to reduce BOM
- Support for 1 Mbps
- Dedicated Arm 32-bit Cortex M0 + CPU for real-time Radio layer
- Accurate RSSI to enable power control
- Suitable for systems requiring compliance with radio frequency regulations ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15 and ARIB STD-T66
- Support for external PA
- Available integrated passive device (IPD) companion chip for optimized matching solution (MLPF-WB55-01E3)
- Ultra-low-power platform
- 2.0 to 3.6 V power supply
- -10 °C to +85 °C temperature range
- 14 nA shutdown mode
- 700 nA Standby mode + RTC + 32 KB RAM
- 2.25 μA Stop mode + RTC + 128 KB RAM
- Radio: Rx 7.9 mA/Tx at 0 dBm 12 mA
- Core: Arm 32-bit Cortex-M4 CPU with FPU, adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 64 MHz, MPU, 80 DMIPS and DSP instructions
- Performance benchmark – 1.25 DMIPS/MHz (Drystone 2.1)
- 219.48 CoreMark (3.43 CoreMark/MHz at 64 MHz)
- Energy benchmark – 303 ULPMark CP score
- Supply and reset management
- Ultra-safe, low-power BOR (brownout reset) with five selectable thresholds
- Ultra-low-power POR/PDR
- Programmable voltage detector (PVD)
- VBAT mode with RTC and backup registers
- Clock sources
- 32 MHz crystal oscillator with integrated trimming capacitors (Radio and CPU clock)
- 32 kHz crystal oscillator for RTC (LSE)
- Internal low-power 32 kHz (±5%) RC (LSI1)
- Internal low-power 32 kHz (stability ±500 ppm) RC (LSI2)
- Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25% accuracy)
- High speed internal 16 MHz factory trimmed RC (±1%)
- 1x PLL for system clock and ADC
- Memories
- 1 MB Flash memory with sector protection (PCROP) against R/W operations, enabling authentic Bluetooth Low Energy and 802.15.4 SW stack
- 128 KB SRAM, including 64 KB with hardware parity check
- 20×32-bit backup register
- Boot loader supporting USART, SPI, I2C interfaces
- OTA (over the air) Bluetooth Low Energy and 802.15.4 update
- Rich analog peripherals (down to 2.0 V)
- 12-bit ADC 2.13 Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
- System peripherals
- Inter processor communication controller (IPCC) for communication with Bluetooth Low Energy and 802.15.4
- HW semaphores for resources sharing between CPUs
- 1x DMA controller (7× channels) supporting ADC, SPI, I2C, USART, AES, timers
- 1x USART (ISO 7816, IrDA, SPI Master, Modbus and Smartcard mode)
- 1x SPI 32 Mbit/s
- 1x I2C (SMBus/PMBus)
- 1x 16-bit, four channels advanced timer
- 2x 16-bits, two channels timer
- 1x 32-bits, four channels timer
- 2x 16-bits ultra-low-power timer
- 1x independent Systick
- 1x independent watchdog
- 1x window watchdog
- Security and ID
- Secure firmware installation (SFI) for Bluetooth Low Energy and 802.15.4 SW stack
- 2x hardware encryption AES maximum 256-bit for the application, the Bluetooth Low Energy and IEEE802.15.4
- Customer key storage / key manager services
- HW public key authority (PKA)
- Cryptographic algorithms: RSA, Diffie-Helman, ECC over GF(p)
- True random number generator (RNG)
- Sector protection against R/W operation (PCROP)
- CRC calculation unit
- Die information: 96-bit unique ID
- IEEE 64-bit unique ID. Possibility to derive 802.15.4 64-bit and Bluetooth Low Energy 48-bit EUI
- Up to 30 fast I/Os, 28 of them 5 V-tolerant
- Development support
- Serial wire debug (SWD), JTAG for the Application processor
- Application cross trigger
- All packages are ECOPACK2 compliant
C529448 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 5A992C |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | 5A992C |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Type | Details |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |

