LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI CD4013BE product image
  • CD4013BE thumbnail 1
  • CD4013BE thumbnail 2
  • CD4013BE thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

TI CD4013BERoHS

Manufacturer
MPN
CD4013BE
LCSC Part #
C5199
Packaging
DIP-14
Customer #
Key Attributes
CMOS Dual D-Type Flip-Flop
Datasheetpdf iconTI CD4013BE
In-Stock: 2,504
2,504 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.5065$ 0.51
10+$ 0.3974$ 3.97
25+$ 0.3502$ 8.76
100+$ 0.2916$ 29.16
500+$ 0.2655$ 132.75
1,000+$ 0.2508$ 250.80
Standard Packaging25/Full Tube
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
ManufacturerTI
PackagingDIP-14
Operating Temperature-55℃~+125℃
Voltage - Supply3V~18V
Number of Bits per Element1
Series4000B Series
Output TypeComplementary type
Number of Elements2
Current - Output High(IOH)6.8mA
Current - Output Low(IOL)6.8mA
Setup Time20ns
Quiescent Current4uA
Hold Time2ns
Propagation Delay90ns@15V,50pF
Trigger TypeRising Edge

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging25
Sales UnitPiece

Introduction

AI Translation

CD40138 consists of two identical, independent data-type flip-flops. Each flip-flop has independent data, set, reset, and clock inputs and Q and Q' outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

Features

AI Translation
  • Set-Reset capability
  • Static flip-flop operation - retains state indefinitely with clock level either "high" or "low"
  • Medium-speed operation - 16 MHz (typ.) clock toggle rate at 10V
  • Standardized symmetrical output characteristics
  • 100% tested for quiescent current at 20V
  • Maximum input current of 1μA at 18V over full package temperature range; 100 nA at 18V and 25℃
  • Noise margin (over full package temperature range): 1V at VDD = 5V, 2V at VDD = 10V, 2.5V at VDD = 15V
  • 5-V, 10-V and 15-V parametric ratings
  • Meets all requirements of JEDEC Tentative Standard No.13B, Standard Specifications for Description of 'B-Series CMOS Devices

Applications

AI Translation
  • Registers
  • Counters
  • Control circuits