LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
5% OFF
ADI HMC7044LP10BETR product image
  • HMC7044LP10BETR thumbnail 1
  • HMC7044LP10BETR thumbnail 2
  • HMC7044LP10BETR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ADI HMC7044LP10BETRRoHS

Manufacturer
MPN
HMC7044LP10BETR
LCSC Part #
C514403
Packaging
LFCSP-68(10x10)
Customer #
Key Attributes
3.2 GHz, 14-Output Jitter Attenuator with JESD204B
Datasheetpdf iconADI HMC7044LP10BETR
In-Stock: 44
44 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 44.7969$ 42.5571$ 42.56
5+$ 42.1067$ 40.0014$ 200.01
30+$ 40.0895$ 38.0851$ 1142.55
Standard Packaging500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Clock/Timing/Clock Generators, PLLs, Frequency Synthesizers
ManufacturerADI
PackagingLFCSP-68(10x10)
Operating Temperature-40℃~+85℃
Clock/OscillatorExternal
Output Frequency(Max)3.2GHz
Voltage - Supply3.135V~3.465V
Period Jitter, Peak-to-Peak-;-
Phase OffsetSupport
Features-
Output LevelLVDS;LVPECL;CML
Phase Jitter44fs
Number of Outputs14

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging500
Sales UnitPiece

Introduction

AI Translation

The HMC7044 is a high performance, dual-loop, integer-N jitter attenuator capable of performing reference selection and generation of ultralow phase noise frequencies for high speed data converters with either parallel or serial (JESD204B type) interfaces. The HMC7044 features two integer mode PLLs and overlapping on-chip VCOs that are SPI-selectable with wide tuning ranges around 2.5 GHz and 3 GHz, respectively. The device is designed to meet the requirements of GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs. The HMC7044 provides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components including data converters, field-programmable gate arrays (FPGAs), and mixer local oscillators (LOs). The DCLK and SYSREF clock outputs of the HMC7044 can be configured to support signaling standards, such as CML, LVDS, LVPECL, and LVCMOS, and different bias settings to offset varying board insertion losses.

Features

AI Translation
  • Noise floor: −156 dBc/Hz at 2457.6 MHz
  • Low phase noise: −141.7 dBc/Hz at 800 kHz, 983.04 MHz output
  • Up to 14 LVDS, LVPECL, or CML type device clocks (DCLKs) from PLL2 programmable on each of 14 clock output channels
  • SPI-programmable phase noise vs. power consumption
  • SYSREF valid interrupt to simplify JESD204B synchronization
  • Narrow-band, dual core VCOs
  • Up to 2 buffered voltage controlled oscillator (VCXO) outputs
  • Up to 4 input clocks in LVDS, LVPECL, CMOS, and CML modes
  • Frequency holdover mode to maintain output frequency
  • Loss of signal (LOS) detection and hitless reference switching
  • 4× GPIOs alarms/status indicators to determine the health of the system
  • External VCO input to support up to 6000 MHz
  • On-board regulators for excellent PSRR
  • 68-lead, 10 mm×10 mm LFCSP package

Applications

AI Translation
  • JESD204B clock generation
  • Cellular infrastructure (multicarrier GSM, LTE, W-CDMA)
  • Data converter clocking
  • Microwave baseband cards
  • Phase array reference distribution