LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
23% OFF
ADI AD9253BCPZ-105 product image
  • AD9253BCPZ-105 thumbnail 1
  • AD9253BCPZ-105 thumbnail 2
  • AD9253BCPZ-105 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ADI AD9253BCPZ-105RoHS

Manufacturer
MPN
AD9253BCPZ-105
LCSC Part #
C514281
Packaging
LFCSP-48(7x7)
Customer #
Key Attributes
Quad, 14-Bit, Serial LVDS 1.8 V Analog-to-Digital Converter
Datasheetpdf iconADI AD9253BCPZ-105
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 72.4669$ 55.7996$ 55.80
30+$ 68.9588$ 53.0983$ 1592.95
Standard Packaging260/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Analog to Digital Converters (ADC)
ManufacturerADI
PackagingLFCSP-48(7x7)
Operating Temperature-40℃~+85℃
Voltage ReferenceBuilt-in
Clock Frequency10MHz~1GHz
FeaturesMulti-chip synchronization;Programmable output clock and data alignment;Soft reset
InterfaceSerial port
Resolution(Bits)105MHz;14
S/N Ratio75.1dB
Voltage - Supply1.7V~1.9V
Number of Channels4
Integral non - linearity2LSB

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging260
Sales UnitPiece

Introduction

AI Translation

The AD9253 is a quad, 14-bit, 80 MSPS/105 MSPS/125 MSPS analog-to-digital converter (ADC) with an on-chip sampleand-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical. The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications. The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual-channel power-down is supported and typically consumes less than 2 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable output clock and data alignment and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). The AD9253 is available in a RoHS-compliant, 48-lead LFCSP. It is specified over the industrial temperature range of -40°C to +85°C.

Features

AI Translation
  • 1.8 V supply operation
  • Low power: 110 mW per channel at 125 MSPS with scalable power options
  • SNR = 74 dB (to Nyquist)
  • SFDR = 90 dBc (to Nyquist)
  • DNL = ±0.75 LSB (typical); INL = ±2.0 LSB (typical)
  • Serial LVDS (ANSI-644, default) and low power, reduced signal option (similar to IEEE 1596.3)
  • 650 MHz full power analog bandwidth
  • 2 V p-p input voltage range
  • Serial port control
  • Full chip and individual channel power-down modes
  • Flexible bit orientation
  • Built-in and custom digital test pattern generation
  • Multichip sync and clock divider
  • Programmable output clock and data alignment
  • Programmable output resolution
  • Standby mode

Applications

AI Translation
  • Medical ultrasound
  • High speed imaging
  • Quadrature radio receivers
  • Diversity radio receivers
  • Test equipment