LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
micron MT40A256M16LY-062E IT:F product image
  • MT40A256M16LY-062E IT:F thumbnail 1
  • MT40A256M16LY-062E IT:F thumbnail 2
  • MT40A256M16LY-062E IT:F thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

micron MT40A256M16LY-062E IT:FRoHS

Manufacturer
MPN
MT40A256M16LY-062E IT:F
LCSC Part #
C504879
Packaging
FBGA-96
Customer #
Key Attributes
4Gb:X4,x8,X16 DDR4 SDRAM
Datasheetpdf iconmicron MT40A256M16LY-062E IT:F
In-Stock: 2
2 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 33.854$ 33.85
30+$ 28.2569$ 847.71
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Memory/Memory (ICs)
Manufacturermicron
PackagingFBGA-96
Refresh Current8.6mA
Voltage - Supply1.14V~1.26V
Memory Size4Gbit
Operating temperature-40℃~+95℃
Clock Frequency1.6GHz
FeaturesAuto self-refresh;Auto precharge function;Write leveling function;CRC function;Data mask function;Dynamic on-chip termination;ZQ calibration function
Memory FormatDDR4 SDRAM
Current - Supply54mA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Features

AI Translation
  • VDD = VDDQ = 1.2V ± 60mV
  • VPP = 2.5V, -125mV/+250mV
  • On-die, internal, adjustable VREFDQ generation
  • 1.2V pseudo open-drain I/O
  • TC maximum up to 95℃ – 64ms, 8192-cycle refresh up to 85℃ – 32ms, 8192-cycle refresh at >85℃ to 95℃
  • 16 internal banks (x4, x8): 4 groups of 4 banks each
  • 8 internal banks (x16): 2 groups of 4 banks each
  • 8n-bit prefetch architecture
  • Programmable data strobe preambles
  • Data strobe preamble training
  • Command/Address latency (CAL)
  • Multipurpose register READ and WRITE capability
  • Write leveling
  • Self refresh mode
  • Low-power auto self refresh (LPASR)
  • Temperature controlled refresh (TCR)
  • Fine granularity refresh
  • Self refresh abort
  • Maximum power saving
  • Output driver calibration
  • Nominal, park, and dynamic on-die termination (ODT)
  • Data bus inversion (DBI) for data bus
  • Command/Address (CA) parity
  • Databus write cyclic redundancy check (CRC)
  • Per-DRAM addressability
  • Connectivity test
  • sPPR and hPPR capability
  • JEDEC JESD-79-4 compliant