LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Nexperia 74AUP1G373GM,115 product image
  • 74AUP1G373GM,115 thumbnail 1
  • 74AUP1G373GM,115 thumbnail 2
  • 74AUP1G373GM,115 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

Nexperia 74AUP1G373GM,115RoHS

Manufacturer
MPN
74AUP1G373GM,115
LCSC Part #
C503399
Packaging
XSON-6(1x1)
Customer #
Key Attributes
D Latch 0.8V~3.6V 2.5ns XSON-6(1x1) Latches RoHS
Datasheetpdf iconNexperia 74AUP1G373GM,115
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
5+$ 0.1345$ 0.67
50+$ 0.1316$ 6.58
150+$ 0.1297$ 19.46
500+$ 0.1278$ 63.90
Standard Packaging5000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Latches
ManufacturerNexperia
PackagingXSON-6(1x1)
Series74AUP
Logic TypeD Latch
Voltage - Supply0.8V~3.6V
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)4mA
Output TypeTri-State
Current - Output High(IOH)4mA
Propagation Delay2.5ns

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging5000
Sales UnitPiece

Introduction

AI Translation

The 74AUP1G373 is a single D-type transparent latch; 3-state. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 0.8 V to 3.6 V
  • High noise immunity
  • CMOS low power dissipation
  • Low static power consumption; ICC = 0.9 μA (maximum)
  • Overvoltage tolerant inputs to 3.6 V
  • Low noise overshoot and undershoot < 10 % of VCC
  • IOFF circuitry provides partial Power-down mode operation
  • Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
  • Complies with JEDEC standards:
    • JESD8-12 (0.8 V to 1.3 V)
    • JESD8-11 (0.9 V to 1.65 V)
    • JESD8-7 (1.65 V to 1.95 V)
    • JESD8-5 (2.3 V to 2.7 V)
    • JESD8C (2.7 V to 3.6 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Applications

AI Translation
  • Low-power D-type transparent latch; 3-state