LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC06AD product image
  • EM74LVC06AD thumbnail 1
  • EM74LVC06AD thumbnail 2
  • EM74LVC06AD thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC06ADRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC06AD
LCSC Part #
C49188178
Packaging
SOP-14L
Customer #
Key Attributes
Hex inverter with open-drain outputs
Datasheetpdf iconEnergyMath EM74LVC06AD
In-Stock: 10,745
10,745 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1405$ 0.70
50+$ 0.1118$ 5.59
150+$ 0.0974$ 14.61
500+$ 0.0866$ 43.30
3,000+$ 0.078$ 234.00
6,000+$ 0.0737$ 442.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOP-14L
Logic Family74LVC
Input TypeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output Logic Level - Low800mV
Propagation Delay5ns@5.5V,15pF
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High2V
Input Logic Level - Low800mV
Operating Temperature-40℃~+125℃
Number of Circuits6
Output Logic Level - High-
Quiescent Current(Iq)40uA
Current - Output High(IOH)-
Number of Channels-
Current - Output Low(IOL)-
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC06A provides six inverting buffers with open-drain outputs that can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions. The inputs can be driven by 3.3V or 5V devices, making this device suitable for use as a level translator in mixed 3.3V/5V environments. All inputs feature Schmitt-trigger action, making the circuit tolerant of slower input rise and fall times. The device fully supports partial power-down applications using the IOFF circuit, which disables the outputs when the device is powered down, preventing damaging backflow current through the device.

Features

AI Translation
  • Wide supply voltage range: 1.2V to 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • I<sub>OFF</sub> circuitry supports partial power-down mode operation
  • Latch-up performance exceeds 250mA
  • Direct TTL-level interface compatible
  • JEDEC standards compliant: JESD8-7 (1.65V to 1.95V), JESD8-5 (2.3V to 2.7V), JESD8C (2.7V to 3.6V), JESD36 (4.5V to 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options