LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC1G07GX product image
  • EM74LVC1G07GX thumbnail 1
  • EM74LVC1G07GX thumbnail 2
  • EM74LVC1G07GX thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC1G07GXRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC1G07GX
LCSC Part #
C49188148
Packaging
DFN-4L(0.8x0.8)
Customer #
Key Attributes
Buffer with open-drain output
Datasheetpdf iconEnergyMath EM74LVC1G07GX
In-Stock: 3,000
3,000 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.0892$ 0.45
50+$ 0.0709$ 3.55
150+$ 0.0618$ 9.27
500+$ 0.055$ 27.50
3,000+$ 0.0495$ 148.50
6,000+$ 0.0468$ 280.80
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerEnergyMath
PackagingDFN-4L(0.8x0.8)
Input typeSchmitt trigger
Voltage - Supply1.65V~5.5V
Output TypeOpen-drain
Current - Output High(IOH)-
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)24mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesPower-off isolation;Level shifting
Number of Elements1
Quiescent Current4uA
Propagation Delay2.5ns@3.3V,50pF
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC1G07 is a single buffer with an open-drain output. Its input can be driven by 3.3 V or 5 V devices. This feature allows the device to be used as a level translator in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs enables the circuit to tolerate slower input rise and fall times. The device is fully specified for partial-power-down applications using the IOFF circuit. The IOFF circuit disables the outputs, preventing potentially damaging reverse current from flowing through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V ~ 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • High noise immunity
  • CMOS low power consumption
  • IOFF circuitry supports partial power-down mode operation
  • ±24 mA output drive capability (VCC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct TTL-level interface compatible
  • Compliant with JEDEC standards: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V, MM JESD22-A115C Class C exceeds 550 V, CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
  • Multiple package options