LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC2G06GV product image
  • EM74LVC2G06GV thumbnail 1
  • EM74LVC2G06GV thumbnail 2
  • EM74LVC2G06GV thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC2G06GVRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC2G06GV
LCSC Part #
C49188104
Packaging
SOT-23-6L
Customer #
Key Attributes
Schmitt trigger 1.65V~5.5V 2.5ns@3.3V,50pF 2 4uA SOT-23-6L Gates and Inverters RoHS
Datasheetpdf iconEnergyMath EM74LVC2G06GV
In-Stock: 90
90 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
10+$ 0.0551$ 0.55
100+$ 0.0434$ 4.34
300+$ 0.0375$ 11.25
3,000+$ 0.0331$ 99.30
6,000+$ 0.0296$ 177.60
9,000+$ 0.0278$ 250.20
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingSOT-23-6L
Input TypeSchmitt trigger
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay2.5ns@3.3V,50pF
Output Logic Level - Low800mV
FeaturesPower shutdown protection;Noise suppression function
Input Logic Level - High1.7V;2V
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Number of Circuits2
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)-
Number of Channels-
Current - Output Low(IOL)24mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum10
Multiple10
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The EM74LVC2G06 is a dual inverter with open-drain outputs. Its inputs can be driven by 3.3 V or 5 V devices. This feature allows the device to be used as a level translator in mixed 3.3 V and 5 V environments. Schmitt-trigger action on all inputs makes the circuit tolerant of slower input rise and fall times. The device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuit disables the outputs, preventing potentially destructive backflow current when the device is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.65 V to 5.5 V
  • Input overvoltage tolerance up to 5.5 V
  • High noise immunity
  • Low-power CMOS
  • IOFF circuitry for partial power-down operation
  • 24 mA output drive capability (VCC = 3.0 V)
  • Latch-up performance exceeds 100 mA
  • Direct interface with TTL levels
  • JEDEC compliant: JESD8-7 (1.65 V to 1.95 V), JESD8-5 (2.3 V to 2.7 V), JESD8C (2.7 V to 3.6 V), JESD36 (4.5 V to 5.5 V)
  • ESD protection: Human Body Model per ANSI/ESDA/JEDEC JS-001 Class 3B, exceeds 8000 V; Machine Model per JESD22-A115C Class C, exceeds 550 V; Charged Device Model per ANSI/ESDA/JEDEC JS-002 Class C3, exceeds 2000 V
  • Multiple package options