LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
EnergyMath EM74LVC86APW product image
  • EM74LVC86APW thumbnail 1
  • EM74LVC86APW thumbnail 2
  • EM74LVC86APW thumbnail 3
  • Pinout
  • Footprint
Images for reference only

EnergyMath EM74LVC86APWRoHS

Manufacturer
EnergyMathAsian Brands
MPN
EM74LVC86APW
LCSC Part #
C49188084
Packaging
TSSOP-14L
Customer #
Key Attributes
Quad 2-input EXCLUSIVE gate
Datasheetpdf iconEnergyMath EM74LVC86APW
In-Stock: 2,770
2,770 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1139$ 0.57
50+$ 0.1$ 5.00
150+$ 0.0941$ 14.12
500+$ 0.0867$ 43.35
3,000+$ 0.0834$ 250.20
6,000+$ 0.0814$ 488.40
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerEnergyMath
PackagingTSSOP-14L
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Propagation Delay5.5ns@5.5V,15pF
Output Logic Level - Low450mV;300mV;400mV;550mV
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low120mV;700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.08V;1.7V;2V
Output Logic Level - High1.2V;1.9V;2.2V;2.4V;3.8V
Quiescent Current(Iq)40uA
Current - Output High(IOH)32mA
Number of Channels4;2
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

EM74LVC86A is a quad 2-input exclusive-OR gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V applications. Schmitt-trigger action on all inputs makes the circuit tolerant to slower input rise and fall times. The device is fully specified for partial power-down applications using I_OFF. The I_OFF circuitry disables the outputs, preventing damaging reverse current flow through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range: 1.2V ~ 5.5V
  • Input overvoltage tolerance up to 5.5V
  • CMOS low power consumption
  • Latch-up performance exceeds 100mA
  • Direct TTL-level interface compatible
  • I_OFF circuit enables partial power-down mode operation
  • JEDEC compliant: JESD8-7 (1.65V ~ 1.95V), JESD8-5 (2.3V ~ 2.7V), JESD8C (2.7V ~ 3.6V), JESD36 (4.5V ~ 5.5V)
  • ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000V
  • Multiple package options