LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74LVC1G240DCKR product image
  • SN74LVC1G240DCKR thumbnail 1
  • SN74LVC1G240DCKR thumbnail 2
  • SN74LVC1G240DCKR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74LVC1G240DCKRRoHS

Manufacturer
MPN
SN74LVC1G240DCKR
LCSC Part #
C470957
Packaging
SC-70-5
Customer #
Key Attributes
Single Buffer/Driver With 3-State Output
Datasheetpdf iconTI SN74LVC1G240DCKR
In-Stock: 4,555
4,555 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1704$ 0.85
50+$ 0.1338$ 6.69
150+$ 0.1159$ 17.39
500+$ 0.1$ 50.00
3,000+$ 0.0956$ 286.80
6,000+$ 0.093$ 558.00
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingSC-70-5
Input type-
Voltage - Supply1.65V~5.5V
Output TypeTri-State
Current - Output High(IOH)32mA
Series74LVC
Operating Temperature-40℃~+125℃
Current - Output Low(IOL)32mA
Number of Bits per Element1
Channel TypeUnidirectional
FeaturesPower-off isolation;Output enable;Level shifting
Number of Elements1
Propagation Delay3.7ns@3.3V,15pF
Quiescent Current10uA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

This single buffer/driver is designed for 1.65-V to 5.5-V VCC operation. The SN74LVC1G240 is a single line driver with a 3- state output. The output is disabled when the outputenable (OE) input is high. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. To ensure the high-impedance state during power up or power down, OE(overline) should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Features

AI Translation
  • Available in the NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Provides Down Translation to VCC
  • Max tpd of 3.7 ns at 3.3 V
  • Low Power Consumption, 10 μA Max ICC
  • ±24 mA Output Drive at 3.3 V
  • Ioff Supports Live Insertion, Partial-Power Down Mode, and Back Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)