LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
onsemi MC74HC175ADG product image
  • MC74HC175ADG thumbnail 1
  • MC74HC175ADG thumbnail 2
  • MC74HC175ADG thumbnail 3
  • Pinout
  • Footprint
Images for reference only

onsemi MC74HC175ADGRoHS

Manufacturer
MPN
MC74HC175ADG
LCSC Part #
C463537
Packaging
SOIC-16
Customer #
Key Attributes
Quad D Flip-Flop with Common clock and Reset
Datasheetpdf icononsemi MC74HC175ADG
In-Stock: 37
37 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.3815$ 0.38
10+$ 0.3719$ 3.72
30+$ 0.3654$ 10.96
100+$ 0.359$ 35.90
Standard Packaging48/Full Tube
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Flip Flops
Manufactureronsemi
PackagingSOIC-16
Voltage - Supply2V~6V
Number of Bits per Element4
Output TypeComplementary type
Operating Temperature-55℃~+125℃
Series74HC Series
Synchronous/AsynchronousAsynchronous
Number of Elements1
Current - Output High(IOH)5.2mA
Current - Output Low(IOL)5.2mA
Setup Time26ns
Quiescent Current4uA
Hold Time3ns
Propagation Delay22ns@6V,50pF
Trigger TypeRising Edge

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging48
Sales UnitPiece

Introduction

AI Translation

The MC74HC175A is identical in pinout to the LS175. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of four D flip−flops with common Reset and Clock inputs, and separate D inputs. Reset (active−low) is asynchronous and occurs when a low level is applied to the Reset input. Information at a D input is transferred to the corresponding Q output on the next positive going edge of the Clock input.

Features

AI Translation
  • Output Drive Capability: 10 LSTTL Loads
  • Outputs Directly Interface to CMOS, NMOS, and TTL
  • Operating Voltage Range: 2.0 to 6.0 V
  • Low Input Current: 1 μA
  • High Noise Immunity Characteristic of CMOS Devices
  • In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
  • Chip Complexity 166 FETs or 41.5 Equivalent Gates
  • NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
  • These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant