- Pinout Diagram
- Footprint Diagram
Images for reference only
EDA ModelsEasyEDA
micron MT41K128M16JT-125:k
| Manufacturer | |
| MPN | MT41K128M16JT-125:k |
| LCSC Part # | C36513 |
| Packaging | FBGA-96(8x14) |
| Customer # | |
| Key Attributes | 2Gb:x4,x8,x16 DDR3L SDRAM |
| Datasheet |  micron MT41K128M16JT-125:k |
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | micron | |
| Packaging | FBGA-96(8x14) | |
| Refresh Current | 12mA | |
| Voltage - Supply | 1.283V~1.45V | |
| Memory Size | 2Gbit | |
| Operating temperature | 0℃~+95℃ | |
| Clock Frequency | 800MHz | |
| Features | Auto self-refresh;Write leveling function;Data mask function;Dynamic on-chip termination;Asynchronous reset function | |
| Memory Format | DDR3L SDRAM | |
| Current - Supply | 46mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 2000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
The 1.35V DDR3L SDRAM device is a low-voltage version of the 1.5V DDR3 SDRAM device. Unless stated otherwise, the DDR3L SDRAM device meets the functional and timing specifications listed in the equivalent density standard or automotive DDR3 SDRAM data sheet located on www.micron.com.
Features
AI Translation
- VDD = VDDQ = 1.35V (1.283–1.45V)
- Backward-compatible to VDD = VDDQ = 1.5V±0.075V
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- TC of 0℃ to +95℃ – 64ms, 8192-cycle refresh at 0℃ to +85℃ 32ms at +85℃ to +95℃
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration
In-Stock: 164
164 In stock, ships now
Add to BOM List
| Qty | Unit Price | Total Amount |
|---|---|---|
| 1+ | $ 14.3999 | $ 14.40 |
| 10+ | $ 13.7822 | $ 137.82 |
| 30+ | $ 12.7092 | $ 381.28 |
| 100+ | $ 10.196 | $ 1019.60 |
Standard Packaging2000/Full Reel | ||
Better price for more quantity?
$
Products Specifications
Show similar products (0) >| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Memory/Memory (ICs) | |
| Manufacturer | micron | |
| Packaging | FBGA-96(8x14) | |
| Refresh Current | 12mA | |
| Voltage - Supply | 1.283V~1.45V | |
| Memory Size | 2Gbit | |
| Operating temperature | 0℃~+95℃ | |
| Clock Frequency | 800MHz | |
| Features | Auto self-refresh;Write leveling function;Data mask function;Dynamic on-chip termination;Asynchronous reset function | |
| Memory Format | DDR3L SDRAM | |
| Current - Supply | 46mA |
Report an ErrorShow similar products (0) >
Additional Information
| Type | Details |
|---|---|
| Minimum | 1 |
| Multiple | 1 |
| Standard Packaging | 2000 |
| Sales Unit | Piece |
| EDA Models | EasyEDA Model |
Introduction
AI Translation
The 1.35V DDR3L SDRAM device is a low-voltage version of the 1.5V DDR3 SDRAM device. Unless stated otherwise, the DDR3L SDRAM device meets the functional and timing specifications listed in the equivalent density standard or automotive DDR3 SDRAM data sheet located on www.micron.com.
Features
AI Translation
- VDD = VDDQ = 1.35V (1.283–1.45V)
- Backward-compatible to VDD = VDDQ = 1.5V±0.075V
- Differential bidirectional data strobe
- 8n-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- TC of 0℃ to +95℃ – 64ms, 8192-cycle refresh at 0℃ to +85℃ 32ms at +85℃ to +95℃
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration
Compliance & Export Codes
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |
| Type | Details |
|---|---|
| RoHS | |
| ECCN | EAR99 |
| CNHTS | 8542329000 |
| USHTS | 8542320071 |
| TARIC | 8542329000 |
| Type | Details |
|---|---|
| CAHTS | 8542330000 |
| BRHTS | 85423299 |
| INHTS | 85423200 |
| MXHTS | 8542.32.99 |