LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74ALVCH244PWR product image
  • SN74ALVCH244PWR thumbnail 1
  • SN74ALVCH244PWR thumbnail 2
  • SN74ALVCH244PWR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74ALVCH244PWRRoHS

Manufacturer
MPN
SN74ALVCH244PWR
LCSC Part #
C354159
Packaging
TSSOP-20
Customer #
Key Attributes
1.65V~3.6V 4 2 1.1ns@3.3V,50pF 10uA TSSOP-20 Buffers, Drivers, Receivers, Transceivers RoHS
Datasheetpdf iconTI SN74ALVCH244PWR
In-Stock: 340
340 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.7015$ 0.70
10+$ 0.5935$ 5.94
30+$ 0.5177$ 15.53
100+$ 0.4548$ 45.48
500+$ 0.4338$ 216.90
1,000+$ 0.4226$ 422.60
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Buffers, Drivers, Receivers, Transceivers
ManufacturerTI
PackagingTSSOP-20
Input type-
Voltage - Supply1.65V~3.6V
Output TypeTri-State
Current - Output High(IOH)24mA
Series74ALVCH
Operating Temperature-40℃~+85℃
Current - Output Low(IOL)24mA
Number of Bits per Element4
Channel TypeUnidirectional
FeaturesOutput enable;Bus hold
Number of Elements2
Propagation Delay1.1ns@3.3V,50pF
Quiescent Current10uA

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

This octal buffer/line driver is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVCH244 is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

Features

AI Translation
  • Operates From 1.65 V to 3.6 V
  • Max tpd of 2.8 ns at 3.3 V
  • ±24-mA Output Drive at 3.3 V
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A)