LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
ST STM32G473CET3 product image
  • STM32G473CET3 thumbnail 1
  • STM32G473CET3 thumbnail 2
  • STM32G473CET3 thumbnail 3
  • Pinout
  • Footprint
Images for reference only

ST STM32G473CET3RoHS

Manufacturer
ST
MPN
STM32G473CET3
LCSC Part #
C3227239
Packaging
LQFP-48(7x7)
Customer #
Key Attributes
170MHz mainstream ARM Cortex-M4 MCU with DSP and FPU, featuring 512 KB Flash memory, math accelerator, and high analog integration
Datasheetpdf iconST STM32G473CET3
In-Stock: 3
3 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 15.5213$ 15.52
10+$ 14.7785$ 147.79
30+$ 13.4926$ 404.78
100+$ 12.3707$ 1237.07
Standard Packaging1500/Full Tray
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Embedded/Microcontrollers
ManufacturerST
PackagingLQFP-48(7x7)
DAC (Bit)12bit
ADC (Bit)12bit
Operating Temperature-40℃~+125℃
Program Memory TypeFLASH
Voltage - Supply1.71V~3.6V
EEPROM-
Program Storage Size512KB
CPU CoreARM Cortex-M4
Core Size32 Bit
CPU Maximum Speed170MHz
Oscillator TypeBuilt-in
Number of I/O38
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging1500
Sales UnitPiece

Features

AI Translation
  • Core: Arm 32-bit Cortex-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
  • Operating conditions: VDD, VDDA voltage range: 1.71 V to 3.6 V
  • Mathematical hardware accelerators – CORDIC for trigonometric functions acceleration – FMAC: filter mathematical accelerator
  • Memories – 512 Kbytes of Flash memory with ECC support, two banks read-while-write, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP – 96 Kbytes of SRAM, with hardware parity check implemented on the first 32 Kbytes – Routine booster: 32 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM) – External memory interface for static memories FSMC supporting SRAM, PSRAM, NOR and NAND memories – Quad-SPI memory interface
  • Reset and supply management – Power-on/power-down reset (POR/PDR/BOR) Programmable voltage detector (PVD) Low-power modes: sleep, stop, standby and shutdown – VBAT supply for RTC and backup registers
  • Clock management: 4 to 48 MHz crystal oscillator, 32 kHz oscillator with calibration, Internal 16 MHz RC with PLL option (± 1%), Internal 32 kHz RC oscillator (± 5%)
  • Up to 107 fast I/Os – All mappable on external interrupt vectors – Several I/Os with 5 V tolerant capability
  • Interconnect matrix
  • 16-channel DMA controller
  • 5 x 12-bit ADCs 0.25 μs, up to 42 channels. Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
  • 7 x 12-bit DAC channels – 3 x buffered external channels 1 MSPS – 4 x unbuffered internal channels 15 MSPS
  • 7 x ultra-fast rail-to-rail analog comparators, 6 x operational amplifiers that can be used in PGA mode, all terminals accessible, Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.9 V)
  • 14 timers: 2 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, 3 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop, 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop, 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop, 2 x watchdog timers (independent, window), 1 x SysTick timer: 24-bit downcounter, 2 x 16-bit basic timers, 1 x low-power timer
  • Calendar RTC with alarm, periodic wakeup from stop/standby
  • Communication interfaces: 3 x FDCAN controller supporting flexible data rate, 4 x I2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop, 5 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control), 1 x LPUART, 4 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I2S interface, 1 x SAI (serial audio interface), USB 2.0 full-speed interface with LPM and BCD support, IRTIM (infrared interface), USB Type-C /USB power delivery controller (UCPD)
  • True random number generator (RNG)
  • CRC calculation unit, 96-bit unique ID
  • Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell