LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI SN74AHCT139DR product image
  • SN74AHCT139DR thumbnail 1
  • SN74AHCT139DR thumbnail 2
  • SN74AHCT139DR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74AHCT139DRRoHS

Manufacturer
MPN
SN74AHCT139DR
LCSC Part #
C2878074
Packaging
SOP-16
Customer #
Key Attributes
2/4 4.5V~5.5V 20uA 10.5ns@5V,50pF SOP-16 Signal Switches, Multiplexers, Decoders RoHS
Datasheetpdf iconTI SN74AHCT139DR
In-Stock: 805
805 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.2354$ 1.18
50+$ 0.1882$ 9.41
150+$ 0.1651$ 24.77
500+$ 0.1446$ 72.30
2,500+$ 0.1389$ 347.25
5,000+$ 0.1356$ 678.00
Standard Packaging2500/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Signal Switches, Multiplexers, Decoders
ManufacturerTI
PackagingSOP-16
TypeDecoder
Number of Channels2/4
Voltage - Supply4.5V~5.5V
Operating Temperature-40℃~+85℃
Features-
Quiescent Current20uA
Current - Output High(IOH)8mA
Propagation Delay10.5ns@5V,50pF
Current - Output Low(IOL)8mA

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The ’AHCT139 devices are dual 2-line to 4-line decoders/demultiplexers designed for 4.5-V to 5.5-V VCC operation. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible. The active-low enable (overline{G}) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.