LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN74AUC1G02DRLR product image
  • SN74AUC1G02DRLR thumbnail 1
  • SN74AUC1G02DRLR thumbnail 2
  • SN74AUC1G02DRLR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN74AUC1G02DRLRRoHS

Manufacturer
TI
MPN
SN74AUC1G02DRLR
LCSC Part #
C2860726
Packaging
SOT-5X3-5
Customer #
Key Attributes
Single 2-Input Positive-NOR Gate
Datasheetpdf iconTI SN74AUC1G02DRLR
In-Stock: 79
79 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 0.325$ 0.33
10+$ 0.3173$ 3.17
30+$ 0.3112$ 9.34
100+$ 0.3066$ 30.66
Standard Packaging4000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerTI
PackagingSOT-5X3-5
Logic Family74AUC Series
Voltage - Supply800mV~2.7V
Output Logic Level - Low600mV
Propagation Delay2.1ns@2.5V,30pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - High1.7V
Operating Temperature-40℃~+85℃
Input Logic Level - Low0V~700mV
Output Logic Level - High1.8V
Quiescent Current(Iq)10uA
Number of Channels1;2
Current - Output High(IOH)9mA
Current - Output Low(IOL)9mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging4000
Sales UnitPiece

Introduction

AI Translation

This single 2-input positive-NOR gate is operational at 0.8-V to 2.7-VCC, but is designed specifically for 1.65-V to 1.95-VCC operation. The SN74AUC1G02 performs the Boolean function Y = (A + B)(overline) or Y = A(overline) • B(overline) in positive logic. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Features

AI Translation
  • Available in the Texas Instruments NanoFree Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O
  • Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tp d of 2.4 ns at 1.8 V
  • Low Power Consumption, 10-μA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)