LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Infineon/CYPRESS CY2309SXC-1HT product image
  • CY2309SXC-1HT thumbnail 1
  • CY2309SXC-1HT thumbnail 2
  • CY2309SXC-1HT thumbnail 3
  • Pinout Diagram
  • Footprint Diagram
Images for reference only

Infineon/CYPRESS CY2309SXC-1HTRoHS

Manufacturer
MPN
CY2309SXC-1HT
LCSC Part #
C2840305
Packaging
SOIC-16
Customer #
Key Attributes
Low Cost 3.3 V Zero Delay Buffer
Datasheetpdf iconInfineon/CYPRESS CY2309SXC-1HT

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Clock/Timing/Clock Buffers, Drivers
ManufacturerInfineon/CYPRESS
PackagingSOIC-16
Operating Temperature0℃~+70℃
Voltage - Supply3V~3.6V
FeaturesBuilt-in phase-locked loop;Output enable/shutdown
Number of Inputs1
Output Frequency(Max)133.33MHz
Number of outputs9

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2500
Sales UnitPiece

Introduction

AI Translation

The CY2309 is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305 is an 8-pin version of the CY2309. It accepts one reference input, and drives out five low skew clocks. The -1H versions of each device operate at up to 100-/133 MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY2309 has two banks of four outputs each, which can be controlled by the select inputs. If all output clocks are not required, BankB can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes. The CY2305 and CY2309 PLLs enter a power-down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25.0 μA current draw for these parts. The CY2309 PLL shuts down in one additional case. Multiple CY2305 and CY2309 devices can accept the same input clock and distribute it. In this case, the skew between the outputs of two devices is guaranteed to be less than 700 ps. The CY2305/CY2309 is available in two or three different configurations. The CY2305-1/CY2309-1 is the base part. The CY2305-1H/ CY2309-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1.

Features

AI Translation
  • 10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequencies
  • Zero input-output propagation delay
  • 60-ps typical cycle-to-cycle jitter (high drive)
  • Multiple low skew outputs, 85 ps typical output-to-output skew
  • One input drives five outputs (CY2305)
  • One input drives nine outputs, grouped as 4+4+1 (CY2309)
  • Compatible with Pentium-based systems
  • Test Mode to bypass phase-locked loop (PLL) (CY2309)
  • Packages: 8-pin, 150-mil SOIC package (CY2305); 16-pin 150-mil SOIC or 4.4-mm TSSOP (CY2309)
  • 3.3 V operation
  • Commercial and industrial temperature ranges
In-Stock: 901
901 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 1.0527$ 1.05
10+$ 0.9558$ 9.56
30+$ 0.9019$ 27.06
100+$ 0.8415$ 84.15
500+$ 0.7161$ 358.05
1,000+$ 0.7034$ 703.40
Standard Packaging2500/Full Reel
Better price for more quantity?
$