LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
TI DAC8812ICPWR product image
  • DAC8812ICPWR thumbnail 1
  • DAC8812ICPWR thumbnail 2
  • DAC8812ICPWR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI DAC8812ICPWRRoHS

Manufacturer
MPN
DAC8812ICPWR
LCSC Part #
C2679911
Packaging
TSSOP-16
Customer #
Key Attributes
DAC8812 Dual, Serial-Input 16-Bit Multiplying Digital-to-Analog Converter
Datasheetpdf iconTI DAC8812ICPWR
Out of Stock
Notify Me
Add to BOM List
QtyUnit Price(Reference Only)Total Amount
1+$ 20.0208$ 20.02
10+$ 19.1631$ 191.63
30+$ 17.6794$ 530.38
100+$ 16.3838$ 1638.38
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Data Acquisition/Digital to Analog Converters (DAC)
ManufacturerTI
PackagingTSSOP-16
Settling Time500ns
Operating Temperature-40℃~+85℃
Voltage - Supply2.7V~5.5V
Quiescent Current (Iq)2uA
FunctionMulti-chip synchronization;Power-on reset
Integral non - linearity1LSB
Number of Channels2
Resolution (Bits)16;-
Interface TypeSPI

Additional Information

TypeDetails
Minimum1
Multiple1
Standard Packaging2000
Sales UnitPiece

Introduction

AI Translation

The DAC8812 is a dual, 16-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7-V to 5.5-V supply. The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier. A double-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to midscale code when MSB = 1.

Features

AI Translation
  • Relative Accuracy: 1 LSB Max
  • Differential Nonlinearity: 1 LSB Max
  • 2-mA Full-Scale Current ±20%
  • With VAEF = ±10 V
  • 0.5-μs Settling Time
  • Midscale or Zero-Scale Reset
  • Separate 4Q Multiplying Reference Inputs
  • Reference Bandwidth: 10 MHz
  • Reference Dynamics: –105-dB THD
  • SPI-Compatible 3-Wire Interface: 50 MHz
  • Double Buffered Registers to Enable Simultaneous Multichannel Update
  • Internal Power-On Reset
  • Industry-Standard Pin Configuration

Applications

AI Translation
  • Automatic Test Equipment
  • Instrumentation
  • Digitally Controlled Calibration